

# SONY CXK5816PN/M

10/10L/12/12L/15/15L

## 2K-word × 8 bit High Speed CMOS Static RAM

### Description

The CXK5816PN/M is a 16,384 bits high speed CMOS static RAM organized as 2,048 words by 8 bits and operates from a single 5V supply. The CXK5816PN/M is suitable for use in high speed and low power applications in which battery back up for nonvolatility is required.

### Features

- Low power standby:  $5\mu\text{W}$ (Typ.)—L-version  
 $100\mu\text{W}$ (Typ.)—Standard version
- Low power operation:  $125\text{mW}$ (Typ.)
- Fast access time:  $100\text{ns}/120\text{ns}/150\text{ns}$  (Max.)
- Single +5V supply
- Fully static memory ..... No clock or timing strobe required
- Equal access and cycle time
- Common data input and output: 3-state output
- Directly TTL compatible: All inputs and outputs
- Low voltage data retention:  $2.0\text{V}$  (Min.)
- Pin compatible with MB8416A, HM6116,  $\mu\text{PD}446$


### Structure

Silicon gate CMOS IC

### Function


2048-word × 8 bit static RAM

### Block Diagram




### Package Outline

Unit: mm



**Note)** All Typical values are measured under the conditions  
 $V_{CC}=5.0\text{V}$  and  $T_a=25^\circ\text{C}$ .

**Pin Configuration (Top View)**

| Symbol       | Description         |
|--------------|---------------------|
| A0 to A10    | Address Input       |
| I/O1 to I/O8 | Data Input Output   |
| CE           | Chip Enable Input   |
| WE           | Write Enable Input  |
| OE           | Output Enable Input |
| Vcc          | Power Supply        |
| GND          | Ground              |

**Absolute Maximum Ratings**

(Ta = 25°C, GND = 0V)

| Item                        | Symbol              | Rating                       | Unit       |
|-----------------------------|---------------------|------------------------------|------------|
| Supply Voltage              | V <sub>CC</sub>     | -0.5 to +7.0                 | V          |
| Input Voltage               | V <sub>IN</sub>     | -0.5 to V <sub>CC</sub> +0.5 | V          |
| Input and Output Voltage    | V <sub>I/O</sub>    | -0.5 to V <sub>CC</sub> +0.5 | V          |
| Allowable Power Dissipation | P <sub>D</sub>      | CXK5816PN<br>CXK5816M        | 1.0<br>0.7 |
| Operating Temperature       | T <sub>OPR</sub>    | 0 to +70                     | °C         |
| Storage Temperature         | T <sub>STG</sub>    | -55 to +150                  | °C         |
| Soldering Temperature       | T <sub>SOLDER</sub> | 260 • 10                     | °C • sec   |

**Truth Table**

| CE | OE | WE | Mode           | I/O1 to I/O8     | Vcc Current                         |
|----|----|----|----------------|------------------|-------------------------------------|
| H  | X  | X  | Not Selected   | High Z           | I <sub>SB1</sub> , I <sub>SB2</sub> |
| L  | H  | H  | Output Disable | High Z           | I <sub>CC1</sub> , I <sub>CC2</sub> |
| L  | L  | H  | Read           | D <sub>out</sub> | I <sub>CC1</sub> , I <sub>CC2</sub> |
| L  | X  | L  | Write          | D <sub>in</sub>  | I <sub>CC1</sub> , I <sub>CC2</sub> |

**Note)** X: "H" or "L"**DC Recommended Operating Conditions**

(Ta = 0 to +70°C, GND = 0V)

| Item               | Symbol          | Min. | Typ. | Max.                 | Unit |
|--------------------|-----------------|------|------|----------------------|------|
| Supply Voltage     | V <sub>CC</sub> | 4.5  | 5.0  | 5.5                  | V    |
| Input High Voltage | V <sub>IH</sub> | 2.2  | —    | V <sub>CC</sub> +0.3 | V    |
| Input Low Voltage  | V <sub>IL</sub> | -0.3 | —    | 0.8                  | V    |

**DC and Operating Characteristics**(V<sub>CC</sub>=5V±10%, GND=0V, Ta=0 to +70°C)

| Item                                  | Symbol           | Test condition  | CXK5816PN/M<br>-10/12/15 |             |             | CXK5816PN/M<br>-10L/12L/15L |             |             | Unit |
|---------------------------------------|------------------|---|--------------------------|-------------|-------------|-----------------------------|-------------|-------------|------|
|                                       |                  |   | Min.                     | Typ.        | Max.        | Min.                        | Typ.        | Max.        |      |
| <b>Input Leakage Current</b>          | I <sub>IL</sub>  | V <sub>IN</sub> =GND to V <sub>CC</sub>   | -2                       | —           | 2           | -2                          | —           | 2           | μA   |
| <b>Output Leakage Current</b>         | I <sub>LO</sub>  | CE=V <sub>IH</sub> or OE=V <sub>IH</sub><br>V <sub>IO</sub> =GND to V <sub>CC</sub> | -2                       | —           | 2           | -2                          | —           | 2           | μA   |
| <b>Operating Power Supply Current</b> | I <sub>CC1</sub> | CE=V <sub>IL</sub> , I <sub>OUT</sub> =0mA  | —                        | —           | 60          | —                           | —           | 60          | mA   |
| <b>Average Operating Current</b>      | I <sub>CC2</sub> | Cycle = Min, Duty = 100%<br>I <sub>OUT</sub> =0mA                                   | —                        | 28<br>*(31) | 60<br>*(75) | —                           | 28<br>*(31) | 60<br>*(75) | mA   |
| <b>Standby Current</b>                | I <sub>SB1</sub> | CE ≥ V <sub>CC</sub> -0.2V  | —                        | —           | 1.0         | —                           | —           | 0.05        | mA   |
|                                       | I <sub>SB2</sub> | CE=V <sub>IH</sub>  | —                        | —           | 2           | —                           | —           | 1           | mA   |
| <b>Output High Voltage</b>            | V <sub>OH</sub>  | I <sub>OH</sub> =-1.0mA   | 2.4                      | —           | —           | 2.4                         | —           | —           | V    |
| <b>Output Low Voltage</b>             | V <sub>OL</sub>  | I <sub>OL</sub> =4.0mA  | —                        | —           | 0.4         | —                           | —           | 0.4         | V    |

**Note)** \* Shows CXK5816PN/M-10, 10L value.**Capacitance**

(Ta=25°C, f=1 MHz)

| Item                            | Test condition       | Symbol           | Min. | Max. | Unit |
|---------------------------------|----------------------|------------------|------|------|------|
| <b>Input Capacitance</b>        | V <sub>IN</sub> =0V  | C <sub>IN</sub>  | —    | 7    | pF   |
| <b>Input/Output Capacitance</b> | V <sub>I/O</sub> =0V | C <sub>I/O</sub> | —    | 10   | pF   |

**Note)** This parameter is sampled and is not 100% tested.**AC Operating Characteristics****• AC Test condition**(V<sub>CC</sub> = 5V ± 10%, Ta = 0 to +70°C)

| Item   | Condition                     |
|--|-------------------------------|
| <b>Input Pulse High Level</b>                  | V <sub>IH</sub> =2.4V         |
| <b>Input Pulse Low Level</b>                   | V <sub>IL</sub> =0.6V         |
| <b>Input Rise Time</b>                         | t <sub>R</sub> =5ns           |
| <b>Input Fall Time</b>                         | t <sub>F</sub> =5ns           |
| <b>Input and Output Timing Reference Level</b> | 1.5V                          |
| <b>Output Load</b>                             | C <sub>L</sub> * = 100pF, TTL |

\* C<sub>L</sub> includes scope and jig capacitance.


**Read Cycle**

| Item  | Symbol      | CXK5816PN/M<br>-10/10L |      | CXK5816PN/M<br>-12/12L |      | CXK5816PN/M<br>-15/15L |      | Unit |
|---|-------------|------------------------|------|------------------------|------|------------------------|------|------|
|   |             | Min.                   | Max. | Min.                   | Max. | Min.                   | Max. |      |
| Read Cycle Time                                   | $t_{RC}$    | 100                    | —    | 120                    | —    | 150                    | —    | ns   |
| Address Access Time                               | $t_{AA}$    | —                      | 100  | —                      | 120  | —                      | 150  | ns   |
| Chip Enable Access Time (CE)                      | $t_{CO}$    | —                      | 100  | —                      | 120  | —                      | 150  | ns   |
| Output Enable to Output Valid                     | $t_{OE}$    | —                      | 50   | —                      | 55   | —                      | 60   | ns   |
| Output Hold from Address Change                   | $t_{OH}$    | 15                     | —    | 15                     | —    | 15                     | —    | ns   |
| Chip Enable to Output in Low Z (CE)               | $t_{LZ}$    | 15                     | —    | 15                     | —    | 15                     | —    | ns   |
| Output Enable to Output in Low Z ( $\bar{OE}$ )   | $t_{OLZ}$   | 10                     | —    | 10                     | —    | 10                     | —    | ns   |
| Chip Disable to Output in High Z                  | * $t_{HZ}$  | 0                      | 30   | 0                      | 40   | 0                      | 50   | ns   |
| Output Disable to Output in High Z ( $\bar{OE}$ ) | * $t_{OHZ}$ | 0                      | 30   | 0                      | 40   | 0                      | 50   | ns   |


\*  $t_{HZ}$  and  $t_{OHZ}$  are specified by the time length when the output circuit becomes closed and not specified by the output voltage level.

**Write Cycle**


| Item                            | Symbol    | CXK5816PN/M<br>-10/10L |      | CXK5816PN/M<br>-12/12L |      | CXK5816PN/M<br>-15/15L |      | Unit |
|---------------------------------|-----------|------------------------|------|------------------------|------|------------------------|------|------|
|                                 |           | Min.                   | Max. | Min.                   | Max. | Min.                   | Max. |      |
| Write Cycle Time                | $t_{WC}$  | 100                    | —    | 120                    | —    | 150                    | —    | ns   |
| Address Valid to End of Write   | $t_{AW}$  | 80                     | —    | 100                    | —    | 120                    | —    | ns   |
| Chip Enable to End of Write     | $t_{CW}$  | 80                     | —    | 100                    | —    | 120                    | —    | ns   |
| Data to Write Time Overlap      | $t_{DW}$  | 30                     | —    | 35                     | —    | 40                     | —    | ns   |
| Data Hold from Write Time       | $t_{DH}$  | 0                      | —    | 0                      | —    | 0                      | —    | ns   |
| Write Pulse Width               | $t_{WP}$  | 60                     | —    | 75                     | —    | 90                     | —    | ns   |
| Address Setup Time              | $t_{AS}$  | 0                      | —    | 0                      | —    | 0                      | —    | ns   |
| Write Recovery Time             | $t_{WR}$  | 5                      | —    | 5                      | —    | 5                      | —    | ns   |
| Output Active from End of Write | $t_{OW}$  | 15                     | —    | 15                     | —    | 15                     | —    | ns   |
| Write to Output in High Z       | $t_{WHZ}$ | 0                      | 30   | 0                      | 40   | 0                      | 50   | ns   |

**Timing Waveform**(1) Read Cycle [ $\overline{WE} = V_{IH}$ ]

## (2) Write Cycle

• Write Cycle No. 1: [ $\overline{OE} = V_{IL}$  or  $V_{IH}$ ] (\*1)

- Write Cycle No. 2: [ $\overline{OE} = V_{IL}$  or  $V_{IH}$ ,  $\overline{CE} = V_{IL}$ ] (\*1)



\* Note)

1. If  $\overline{OE}$  is high, output remains in a high impedance state.
2. A write occurs during the low overlap of  $\overline{CE}$  and  $\overline{WE}$ .
3.  $t_{WR}$  is measured from the earlier of  $\overline{CE}$  or  $\overline{WE}$  going high to the end of write cycle.
4. If  $\overline{CE}$  low transition occurs simultaneously with the  $\overline{WE}$  low transition or after the  $\overline{WE}$  transition, output remains in a high impedance state.
5. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.

**Data Retention Characteristics**

(Ta = 0 to +70 °C)

| Item                       | Symbol             | Test condition  | CXK5816PN/M<br>-10/12/15 |      |      | CXK5816PN/M<br>-10L/12L/15L |      |      | Unit    |
|----------------------------|--------------------|---|--------------------------|------|------|-----------------------------|------|------|---------|
|                            |                    |   | Min.                     | Typ. | Max. | Min.                        | Typ. | Max. |         |
| Data Retention Voltage     | V <sub>DR</sub>    | $\overline{CE} \geq V_{cc} - 0.2V$                              | 2.0                      | —    | 5.5  | 2.0                         | —    | 5.5  | V       |
| Data Retention Current     | I <sub>CCDR1</sub> | $V_{cc} = 3.0V, \overline{CE} \geq 2.8V$                        | —                        | —    | 600  | —                           | —    | 30   | $\mu A$ |
|                            | I <sub>CCDR2</sub> | $V_{cc} = 2.0\text{ to }5.5V, \overline{CE} \geq V_{cc} - 0.2V$ | —                        | —    | 1000 | —                           | —    | 50   | $\mu A$ |
| Data Retention Set up Time | t <sub>CDRS</sub>  | Chip disable to data retention mode                             | 0                        | —    | —    | 0                           | —    | —    | ns      |
| Recovery Time              | t <sub>R</sub>     |   | t <sub>RC*</sub>         | —    | —    | t <sub>RC*</sub>            | —    | —    | ns      |

\* t<sub>RC</sub> : Read Cycle Time**Data Retention Waveform**