


DESCRIPTION:

The DPS45128 is a four Megabit Static Random Access Memory module organized as 512K X 8 bit, consisting of sixteen DPS92256G, 32K X 8 SRAM's plus complete signal and I/O interface logic and on-board capacitors.

The DPS45128 is ideally suited for high density, high performance applications where fast access time and ease of use is required.



4


FEATURES:

- Organization Available: 512K x 8
- Fast Access Times:
55, 70, 85, 100, 120, 135, 150, 170, 200ns (max.)
- Fully Static Operation; No Clock or Refresh Required
- Single +5V Power Supply, $\pm 10\%$ Tolerance
- TTL Compatible
- Fully Buffered and Decoded Memory Array
- Common Data Input and Output
- Low Data Retention Voltage: 2.0V min.
- Standard 48-Pin DIP Package
- Available with all Semiconductor Components used in the Construction of the Module Compliant to MIL-STD-883; Class B

PIN-OUT DIAGRAMS

VDD	1		48	Vss
VDD	2		47	Vss
N.C.	3		46	N.C.
N.C.	4		45	I/O7
I/O0	5		44	I/O6
I/O1	6		43	I/O5
I/O2	7		42	I/O4
I/O3	8		41	CE
BEN	9		40	A18
BDIR	10		39	A17
OE	11		38	A16
WE	12		37	A15
A0	13		36	A14
BVDD	14		35	BVDD
A1	15		34	A13
A2	16		33	A12
A3	17		32	A11
A4	18		31	A10
A5	19		30	A9
A6	20		29	A8
A7	21		28	N.C.
N.C.	22		27	N.C.
Vss	23		26	VDD
Vss	24		25	VDD

FUNCTIONAL BLOCK DIAGRAM



PIN NAMES	
A0 - A18	Address Inputs
I/O0 - I/O7	Data In/Out
$\overline{CE}$	Chip Enable
$\overline{WE}$	Write Enable
$\overline{OE}$	Output Enable
$\overline{BEN}$	Buffer Enable
B DIR	Buffer Direction
V _{DD}	Power (+5V)
BV _{DD}	Buffer Power (+5V)
V _{SS}	Ground
N.C.	No Connect

RECOMMENDED OPERATING RANGE ¹					
Symbol	Characteristic	Min.	Typ.	Max.	Unit
V _{DD}	Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input HIGH Voltage	2.2		V _{DD} +0.3	V
V _{IL}	Input LOW Voltage	-0.5 ²		0.65	V

DC OUTPUT CHARACTERISTICS					
Symbol	Parameter	Conditions	Min.	Max.	Unit
V _{OH}	HIGH Voltage	I _{OH} = -1.0mA	2.4	-	V
V _{OL}	LOW Voltage	I _{OL} = 2.1mA	-	0.4	V

ABSOLUTE MAXIMUM RATINGS ³			
Symbol	Parameter	Value	Unit
T _{STC}	Storage Temperature	-65 to + 150	°C
T _{BIAS}	Temperature Under Bias	-55 to + 125	°C
V _{DD}	Supply Voltage ¹	-0.5 to + 7.0	V
BV _{DD}	Buffer Supply Voltage ¹	-0.5 to + 7.0	V
V _{I/O}	Input/Output Voltage ¹	-0.5 to V _{DD} + 0.5	V

TRUTH TABLE							
Mode	$\overline{CE}$	$\overline{WE}$	$\overline{OE}$	$\overline{BEN}$	B DIR	I/O	Supply Current
Disabled	H	X	X	H	X	High-Z	Standby
Read	L	H	L	L	H	D _{OUT}	Active
Write	L	L	X	L	L	D _{IN}	Active

H = HIGH L = LOW X = Don't Care


CAPACITANCE ⁴ : T _A = 25°C, F = 1.0MHz				
Symbol	Parameter	Max.	Unit	Condition
C _{ADR}	Address Input	25	pF	V _{IN} = 0V
C _{CE}	Chip Enable	25		
C _{WE}	Write Enable	12		
C _{OE}	Output Enable	12		
C _{BEN}	Buffer Enable	85		
C _{B DIR}	Buffer Direction	12		
C _{I/O}	Data Input/Output	80		

DC OPERATING CHARACTERISTICS: Over operating ranges									
Symbol	Characteristics	Test Conditions	C		I		M/B		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
I _{IN}	Input Leakage Current	V _{IN} = 0V to V _{DD}	-20	+20	-20	+20	-20	+20	µA
I _{OUT}	Output Leakage Current	V _{I/O} = 0V to V _{DD} , $\overline{CE}$ or $\overline{OE}$ = V _{IH} , or $\overline{WE}$ = V _{IL}	-20	+20	-20	+20	-20	+20	µA
I _{CC1}	Active Supply Current	$\overline{CE}$ = V _{IL} , V _{IN} = V _{IH} or V _{IL} , I _{OUT} = 0mA		260 (75)		350 (80)		430 (80)	mA
I _{CC2}	Operating Supply Current	Cycle = min., Duty = 100% I _{OUT} = 0mA		300 (150)		395 (155)		470 (155)	mA
I _{SB1}	Full Standby Supply Current (CMOS)	V _{IN} ≤ V _{DD} -0.2V or V _{IN} ≤ 0.2V $\overline{CE}$ ≥ V _{DD} -0.2V		170 (5)		250 (5)		330 (5)	mA
I _{SB2}	Standby Supply (TTL)	$\overline{CE}$ = V _{IH}		460 (95)		570 (105)		570 (105)	mA
I _{CCDR2}	Data Retention Supply Current	V _{DR} = 2V		5 (0.185)		6 (0.500)		10 (8)	mA
I _{CCDR3}	Data Retention Supply Current	V _{DR} = 3V		6 (0.25)		6.5 (0.60)		13 (10)	mA
V _{OL}	Output Low Voltage	I _{OUT} = 2.1mA		0.4		0.4		0.4	V
V _{OH}	Output High Voltage	I _{OUT} = -1.0mA	2.4		2.4		2.4		V

NOTE: Values for speeds 120, 135, 150, 170, and 200ns (max.) are represented in parentheses. I_{IN}, I_{OUT}, V_{OL} and V_{OH} are valid for all speeds.

DATA RETENTION CHARACTERISTICS						
Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
VDR	Data Retention Voltage	CE ≥ VDD -0.2V	2.0	5.0	5.5	V
tCDRS	Chip Disable to Data Retention Time		0			ns
tr	Recovery Time	trc = Read Cycle Timing	trc			ns

4




AC TEST CONDITIONS: Including Programming	
Input Pulse Levels	0V to 3.0V
Input Pulse Rise and Fall Time	≤ 5ns *
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V

* Transition measured between 0.8V and 2.2V.

Output Load		
Float	C _L	Parameters Measured
1	100 pF	except t _{LZ} and t _{HZ}
2	5 pF	t _{LZ} and t _{HZ}

Figure 1. Output Load
** Including Probe and jig Capacitance.



WAVEFORM KEY			
Data Valid	Transition from HIGH to LOW	Transition from LOW to HIGH	Data Undefined or Don't Care

AC OPERATING CONDITIONS AND CHARACTERISTICS - READ CYCLE: Over operating ranges											
No.	Symbol	Parameter	-55		-70		-85		-100		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
1	t _{RC}	Read Cycle Time	55		70		85		100		ns
2	t _{AA}	Address Access Time		55		70		85		100	ns
3	t _{CO}	Chip Enable to Output Valid		55		70		85		100	ns
4	t _{OV}	Output Enable to Output Valid		25		30		35		50	ns
5	t _{OH}	Output Hold from Address Change		10		10		10		10	ns
6	t _{DRS}	BDIR Setup before Output Enable	15		15		15		15		ns
7	t _{LZ}	BEN to Output LOW-Z ⁴ (BDIR HIGH)	10		10		10		10		ns
8	t _{HZ}	BEN to Output HIGH-Z ⁴		15		15		15		15	ns



AC OPERATING CONDITIONS AND CHARACTERISTICS - WRITE CYCLE: Over operating ranges ^{8, 9}											
No.	Symbol	Parameter	-55		-70		-85		-100		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
9	t _{WC}	Write Cycle Time	55		70		85		100		ns
10	t _{AW}	Address Valid to End of Write	50		60		70		80		ns
11	t _{CW}	Chip Enable to End of Write	50		60		70		80		ns
12	t _{DW}	Data Valid to End of Write	25		30		35		40		ns
13	t _{DH}	Data Hold Time	3		3		3		3		ns
14	t _{WP}	Write Pulse Width	40		45		50		60		ns
15	t _{AS} (CE)	Chip Enable Start from Address Start *		5		5		5		5	ns
16	t _{AS} (BEN)	Buffer Enable Start from Address Start *		10		10		10		10	ns
17	t _{AH}	Write Recovery Time	0		0		0		0		ns
18	t _{DRS}	BDIR Setup Time to Data Valid	12		12		12		12		ns
19	t _{DRH}	BDIR Hold from Data Valid	16		21		26		31		ns

AC OPERATING CONDITIONS AND CHARACTERISTICS - READ CYCLE: Over operating ranges											
No.	Symbol	Parameter	-120		-135		-150		-170		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
1	t _{RC}	Read Cycle Time	120		135		150		170		ns
2	t _{AA}	Address Access Time		120		135		150		170	ns
3	t _{CO}	Chip Enable to Output Valid		120		135		150		170	ns
4	t _{OV}	Output Enable to Output Valid		60		60		60		75	ns
5	t _{OH}	Output Hold from Address Change		22		22		22		22	ns
6	t _{DRS}	BDIR Setup before Output Enable	15		15		15		15		ns
7	t _{LZ}	BEN to Output LOW-Z ⁴ (BDIR HIGH)	10		10		10		10		ns
8	t _{HZ}	BEN to Output HIGH-Z ⁴		15		15		15		15	ns

AC OPERATING CONDITIONS AND CHARACTERISTICS - WRITE CYCLE: Over operating ranges ^{8, 9}											
No.	Symbol	Parameter	-120		-135		-150		-170		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
9	t _{WC}	Write Cycle Time	120		135		150		170		ns
10	t _{AW}	Address Valid to End of Write	100		110		120		140		ns
11	t _{CW}	Chip Enable to End of Write	100		110		120		140		ns
12	t _{DW}	Data Valid to End of Write	55		60		65		75		ns
13	t _{DH}	Data Hold Time	0		0		0		0		ns
14	t _{WP}	Write Pulse Width	70		75		80		90		ns
15	t _{AS} (CE)	Chip Enable Start from Address Start *		5		5		5		5	ns
16	t _{AS} (BEN)	Buffer Enable Start from Address Start *		10		10		10		10	ns
17	t _{AH}	Write Recovery Time	0		0		0		0		ns
18	t _{DRS}	BDIR Setup Time to Data Valid	12		12		12		12		ns
19	t _{DRH}	BDIR Hold from Data Valid	43		48		53		63		ns

* Valid for both Read and Write Cycles.

READ CYCLE

WRITE CYCLE: $\overline{OE}$ is HIGH.

ORDERING INFORMATION


DP PREFIX	S45128 — DEVICE TYPE	XXX SPEED	X GRADE			
				C	COMMERCIAL	0°C to +70°C
				I	INDUSTRIAL	-40°C to +85°C
				M	MILITARY	-55°C to +125°C
				B*	MIL-PROCESSED	-55°C to +125°C
				55	55ns	
				70	70ns	
				85	85ns	
				100	100ns	
				120	120ns	
				135	135ns	
				150	150ns	
				170	170ns	
				200	200ns	
				512KX8 CMOS SRAM 48-PIN DIP		

* B grade modules are available with all semiconductor devices compliant to MIL-STD- 883C.

NOTES:

1. All voltages are with respect to V_{SS}.
2. -2.0V min. for pulse width less than 20ns (V_{IL} min. = -0.5V at DC level).
3. Stresses greater than those under **ABSOLUTE MAXIMUM RATINGS** may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
4. This parameter is guaranteed and not 100% tested.
5. Transition is measured at the point of $\pm 500\text{mV}$ from steady state voltage.
6. Some AC Operating Conditions and Characteristics may vary on buffers and transceivers due to propagation delays added by these logic devices.

MECHANICAL DRAWING



Dense-Pac Microsystems, Inc.

7321 Lincoln Way • Garden Grove, California 92641-1428
(714) 898-0007 • (800) 642-4477 (Outside CA) • FAX: (714) 897-1772