September 2000



FDD6690A

N-Channel, Logic Level, PowerTrench® MOSFET

General Description

This N-Channel Logic level MOSFET is produced using Fairchild Semiconductor's advanced PowerTrench process that has been especially tailored to minimize the on state resistance and yet maintain low gate charge for superior switching performance.

Applications


- DC/DC converter
- Motor drives


Features

• 46 A, 30 V.
$$R_{DS(ON)} = 0.0125 \ \Omega \ @ V_{GS} = 10 \ V$$

 $R_{DS(ON)} = 0.016 \ \Omega \ @ V_{GS} = 4.5 \ V.$

- Low gate charge (17nC typical).
- Fast switching speed.
- High performance trench technology for extremely low $R_{\mbox{\tiny DS(ON)}}.$





Absolute Maximum Ratings TA=25°C unless otherwise noted

Symbol	Parameter		Ratings	Units	
V _{DSS}	Drain-Source Voltage		30	V	
V _{GSS}	Gate-Source Voltage		<u>+</u> 20	V	
I _D	Drain Current - Continuous	(Note 1)	46	A	
		(Note 1a)	12		
	Drain Current - Pulsed		100		
PD	Maximum Power Dissipation @ $T_c = 25^{\circ}C$	(Note 1)	50	W	
	$T_A = 25^{\circ}C$	(Note 1a)	2.8		
	$T_A = 25^{\circ}C$	(Note 1b)	1.3		
T _J , T _{stg}	Operating and Storage Junction Temperatu	re Range	-55 to +150	۰C	

Thermal Characteristics

R _{θJC}	Thermal Resistance, Junction-to-Case	(Note 1a)	2.5	∘C/W
$R_{\theta^{JA}}$	Thermal Resistance, Junction-to-Ambient	(Note 1b)	96	∘C/W


Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity
FDD6690A	FDD6690A	13"	16mm	2500


©2000 Fairchild Semiconductor International

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Drain-So	urce Avalanche Ratings (Note 1)					
W _{DSS}	Single Pulse Drain-Source Avalanche Energy	$V_{DD} = 15 \text{ V}, \text{ I}_{D} = 12 \text{ A}$			180	mJ
AR	Maximum Drain-Source Avalanche Cur	rent			12	А
Off Char	acteristics					
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 V, I_{D} = 250 \mu A$	30			V
	Breakdown Voltage Temperature Coefficient	$I_D = 250 \ \mu\text{A}$, Referenced to 25°C		25		mV/°C
	Zero Gate Voltage Drain Current	$V_{DS} = 24 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$			1	μΑ
	Gate-Body Leakage Current, Forward	$V_{GS} = 20V, V_{DS} = 0 V$			100	nA
GSSR	Gate-Body Leakage Current, Reverse	$V_{GS} = -20 \text{ V}, \text{ V}_{DS} = 0 \text{ V}$			-100	nA
On Chara	acteristics (Note 2)					
	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \ \mu A$	1	1.6	3	V
$\Delta V_{GS(th)}$ ΔT_{\perp}	Gate Threshold Voltage Temperature Coefficient	$I_D = 250 \ \mu\text{A}$, Referenced to 25°C		-4		mV/°C
R _{DS(on)}	Static Drain-Source On-Resistance	$V_{GS} = 10 \text{ V}, I_D = 12 \text{ A}$ $V_{GS} = 10 \text{ V}, I_D = 12$ $A, T_J = 125^{\circ}\text{C}$ $V_{GS} = 4.5 \text{ V}, I_D = 10 \text{ A}$.0009 .0015 .0120	0.0125 0.019 0.016	Ω
I _{D(on)}	On-State Drain Current	$V_{GS} = 10 \text{ V}, \text{ V}_{DS} = 5 \text{ V}$	50			А
g _{FS}	Forward Transconductance	$V_{DS} = 5 \text{ V}, \text{ I}_{D} = 12 \text{ A}$		44		S
Dynamia	Characteristics					
Dynamic C _{iss}	Input Capacitance	V _{DS} = 15 V, V _{GS} = 0 V,		1700		pF
C _{oss}	Output Capacitance	f = 1.0 MHz		340		pF
C _{rss}	Reverse Transfer Capacitance	•		140		pF
		ļ			<u></u>	<u>, </u>
Switching t _{d(on)}	g Characteristics (Note 2) Turn-On Delay Time	$V_{DD} = 15 \text{ V}, I_D = 1 \text{ A},$		10	18	ns
d(on) t _r	Turn-On Rise Time	$V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$		12	22	ns
r t _{d(off)}	Turn-Off Delay Time			35	56	ns
t _f	Turn-Off Fall Time	•		10	18	ns
-, Q _g	Total Gate Charge	$V_{DS} = 15 \text{ V}, I_D = 12 \text{ A},$		17	23	nC
Q _{gs}	Gate-Source Charge	$V_{GS} = 5 V,$		5		nC
Q _{gd}	Gate-Drain Charge	-		6		nC
					<u> </u>	
	urce Diode Characteristics and Maximum Continuous Drain-Source Dio				2.3	A
I _s V _{sd}	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, \text{ I}_{S} = 2.3 \text{ A}(\text{Note 2})$		0.72	1.3	V
VSD	Diam-Source Diode Forward Voltage	$v_{GS} = 0 v, r_{S} = 2.3 A(NOTE 2)$		0.72	1.5	v
	m of the junction-to-case and case-to-ambient resistanteed by design while R _{BCA} is determined by the user a) R _{BAA} =45 ^o C/W when mounted 1in ² pad of 2oz copper.	r's board design.		d as the du W on a mir		

FDD6690A



FDD6690A



FDD6690A, Rev. D

FDD6690A

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™ Bottomless™ CoolFET™ CROSSVOLT™ DOME™ E²CMOS[™] EnSigna™ FACT™ FACT Quiet Series™ **FAST[®]**

FASTr™ GlobalOptoisolator™ GTO™ HiSeC™ **ISOPLANAR™** MICROWIRE™ **OPTOLOGIC**[™] OPTOPLANAR™ POP™ PowerTrench[®]

QFET™ QS™ QT Optoelectronics[™] Quiet Series™ SuperSOT™-3 SuperSOT™-6 SuperSOT[™]-8 SyncFET™ TinyLogic™ UHC™

VCX™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
	•	Rev. F1