



Integrated Device Technology, Inc.

# 32K x 32, 3.3V SYNCHRONOUS SRAM WITH 3.3V/2.5V PIPELINED OUTPUTS AND INTERLEAVED/LINEAR BURST COUNTER

PRELIMINARY  
IDT71V532**FEATURES:**

- 32K x 32 memory configuration
- Supports high performance system speed - up to 133 MHz (4.5ns Clock-to-Data Access) in Pipelined Mode
- LBO input selects interleaved or linear burst mode
- Self-timed write cycle with global write control (GW), byte write enable (BWE), and byte writes (BWx)
- Power down controlled by ZZ input
- The core operates with a 3.3V supply (VDD)
- I/O's can either operate at 3.3V (+10/-5%) or 2.5V (+0.4V/-0.2V) (VDDQ)
- Packaged in a JEDEC Standard 100-pin rectangular plastic thin quad flatpack (TQFP)

**DESCRIPTION:**

The IDT71V532 is a 3.3V high-speed 1,048,576-bit SRAM organized as 32K x 32 with full support of the Pentium™ and PowerPC™ processor interfaces. The pipelined burst architecture provides cost-effective 3-1-1-1 secondary cache performance for processors up to 133MHz.

The IDT71V532 SRAM contains write, data, address, and control registers. Internal logic allows the SRAM to generate a self-timed write based upon a decision which can be left until the extreme end of the write cycle.

The burst mode feature offers the highest level of performance to the system designer, as the IDT71V532 can provide four cycles of data for a single address presented to the SRAM. An internal burst address counter accepts the first cycle address from the processor, initiating the access sequence. The first cycle of output data will be pipelined for one cycle before it is available on the next rising clock edge. If burst mode operation is selected (ADV=LOW), the subsequent three cycles of output data will be available to the user on the next three rising clock edges. The order of these three addresses will be defined by the internal burst counter and the LBO input pin.

The IDT71V532 SRAM utilizes IDT's high-performance, high-volume 3.3V CMOS process, and is packaged in a JEDEC Standard 14mm x 20mm 100-pin thin plastic quad flatpack (TQFP) for optimum board density in both desktop and notebook applications.

**PIN DESCRIPTION SUMMARY**

A0 – A14	Address Inputs	Input	Synchronous
CE	Chip Enable	Input	Synchronous
CS0, CS1	Chip Selects	Input	Synchronous
OE	Output Enable	Input	Asynchronous
GW	Global Write Enable	Input	Synchronous
BWE	Byte Write Enable	Input	Synchronous
BW1, BW2, BW3, BW4	Individual Byte Write Selects	Input	Synchronous
CLK	Clock	Input	N/A
ADV	Burst Address Advance	Input	Synchronous
ADSC	Address Status (Cache Controller)	Input	Synchronous
ADSP	Address Status (Processor)	Input	Synchronous
LBO	Linear/Interleaved Burst Order	Input	DC
ZZ	Sleep Mode	Input	Asynchronous
I/O0-I/O31	Data Input/Output	I/O	Synchronous
VDD, VDDQ	3.3V Array, 3.3V or 2.5V I/O	Power	N/A
Vss, VSSQ	Array Ground, I/O Ground	Power	N/A

3616 tbl 01

The IDT logo is a registered trademark and CacheRAM is a trademark of Integrated Device Technology.  
 Pentium processor is a trademark of Intel Corp.  
 PowerPC is a trademark of International Business Machines, Inc.

**COMMERCIAL TEMPERATURE RANGE**

**PIN DEFINITIONS<sup>(1)</sup>**


Symbol	Pin Function	I/O	Active	Description
A0-A14	Address Inputs	I	N/A	Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK and ADSC Low or ADSP Low and CE Low.
ADSC	Address Status (Cache Controller)	I	LOW	Synchronous Address Status from Cache Controller. ADSC is an active LOW input that is used to load the address registers with new addresses. ADSC is NOT GATED by CE.
ADSP	Address Status (Processor)	I	LOW	Synchronous Address Status from Processor. ADSP is an active LOW input that is used to load the address registers with new addresses. ADSP is gated by CE.
ADV	Burst Address Advance	I	LOW	Synchronous Address Advance. ADV is an active LOW input that is used to advance the internal burst counter, controlling burst access after the initial address is loaded. When this input is HIGH the burst counter is not incremented; that is, there is no address advance.
BWE	Byte Write Enable	I	LOW	Synchronous byte write enable gates the byte write inputs BW1-BW4. If BWE is LOW at the rising edge of CLK then BWx inputs are passed to the next stage in the circuit. A byte write can still be blocked if ADSP is LOW at the rising edge of CLK. If ADSP is HIGH and BWx is LOW at the rising edge of CLK then data will be written to the SRAM. If BWE is HIGH then the byte write inputs are blocked and only GW can initiate a write cycle.
BW1-BW4	Individual Byte Write Enables	I	LOW	Synchronous byte write enables. Each 8-bit byte has its own active LOW byte write. Any active byte write causes all outputs to be disabled. ADSP LOW disables all byte writes. BW1-BW4 must meet specified setup and hold times with respect to CLK.
CE	Chip Enable	I	LOW	Synchronous chip enable. CE is used with CS0 and CS1 to enable the IDT71V532. CE also gates ADSP.
CLK	Clock	I	N/A	This is the clock input. All timing references for the device are made with respect to this input.
CS0	Chip Select 0	I	HIGH	Synchronous active HIGH chip select. CS0 is used with CE and CS1 to enable the chip.
CS1	Chip Select 1	I	LOW	Synchronous active LOW chip select. CS1 is used with CE and CS0 to enable the chip.
GW	Global Write Enable	I	LOW	Synchronous global write enable. This input will write all four 8-bit data bytes when LOW on the rising edge of CLK. GW supercedes individual byte write enables.
I/O0-I/O31	Data Input/Output	I/O	N/A	Synchronous data input/output (I/O) pins. Both the data input path and data output path are registered and triggered by the rising edge of CLK.
LBO	Linear Burst Order	I	LOW	Asynchronous burst order selection DC input. When LBO is HIGH the Interleaved (Intel) burst sequence is selected. When LBO is LOW the Linear (PowerPC) burst sequence is selected. LBO is a static DC input and must not change state while the device is operating.
OE	Output Enable	I	LOW	Asynchronous output enable. When OE is LOW the data output drivers are enabled on the I/O pins if the chip is also selected. When OE is HIGH the I/O pins are in a high-impedance state.
VDD	Power Supply	N/A	N/A	3.3V core power supply inputs.
VDDQ	Power Supply	N/A	N/A	User selectable 3.3V or 2.5V I/O power supply inputs.
VSS	Ground	N/A	N/A	Core ground pins.
VSSQ	Ground	N/A	N/A	I/O ground pins.
NC	No Connect	N/A	N/A	NC pins are not electrically connected to the chip.
ZZ	Sleep Mode	I	HIGH	Asynchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the IDT71V532 to its lowest power consumption level. Data retention is guaranteed in Sleep Mode.

**NOTE:**

1. All synchronous inputs must meet specified setup and hold times with respect to CLK.

3616 tbl 02

## FUNCTIONAL BLOCK DIAGRAM



3616 drw 01

## RECOMMENDED DC OPERATING CONDITIONS WITH VDDQ AT 3.3V.

Symbol	Parameter	Min.	Typ.	Max.	Unit
V <sub>DD</sub>	Core Supply Voltage	3.135	3.3	3.63	V
V <sub>DDQ</sub>	I/O Supply Voltage	3.135	3.3	3.63	V
V <sub>SS</sub> , V <sub>SSQ</sub>	Ground	0	0	0	V
V <sub>IH</sub>	Input High Voltage	2.0 <sup>(1)</sup>	—	5.5 <sup>(2)</sup>	V
V <sub>IL</sub>	Input Low Voltage	-0.5 <sup>(3)</sup>	—	0.8	V

NOTE:

3616 tbl 03

1. VIH and Vil as indicated is for both input only and I/O pins.
2. VIH (max) = 6.0V for pulse width less than tCYC/2, once per cycle.
3. Vil (min) = -1.0V for pulse width less than tCYC/2, once per cycle.

## RECOMMENDED DC OPERATING CONDITIONS WITH VDDQ AT 2.5V.


Symbol	Parameter	Min.	Typ.	Max.	Unit
V <sub>DD</sub>	Core Supply Voltage	3.135	3.3	3.465	V
V <sub>DDQ</sub>	I/O Supply Voltage	2.375	2.5	2.9	V
V <sub>SS</sub> , V <sub>SSQ</sub>	Ground	0	0	0	V
V <sub>IH</sub>	Input High Voltage	1.7 <sup>(1)</sup>	—	5.5 <sup>(2)</sup>	V
V <sub>IL</sub>	Input Low Voltage	-0.3 <sup>(3)</sup>	—	0.7	V

NOTE:

3616 drw 04

1. VIH and Vil as indicated is for both input only and I/O pins.
2. VIH (max) = 6.0V for pulse width less than tCYC/2, once per cycle.
3. Vil (min) = -1.0V for pulse width less than tCYC/2, once per cycle.

## PIN CONFIGURATION



\* Pin 14 does not have to be directly connected to VDD as long as the input voltage is  $\geq V_{IH}$

3616 drw 02

## TOP VIEW TQFP

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Rating	Com'l.	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to VDD+0.5	V
TA	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
TSTG	Storage Temperature	-55 to +125	°C
PT	Power Dissipation	1.0	W
IOUT	DC Output Current	50	mA

### NOTES:

3616 tbl 05

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VDD, VDDQ and Input terminals only.
- I/O terminals.

## CAPACITANCE

(TA = +25°C, f = 1.0MHz, TQFP package)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	6	pF
Cl/O	I/O Capacitance	VOUT = 3dV	7	pF

### NOTE:

3616 tbl 06

- This parameter is guaranteed by device characterization, but not production tested.

## DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE

Symbol	Parameter	Test Condition	Min.	Max.	Unit
IIIL	Input Leakage Current	VDD = Max., VIN = 0V to VDD	—	5	µA
ZZL	ZZ and LBO Input Leakage Current <sup>(1)</sup>	VDD = Max., VIN = 0V to VDD	—	30	µA
IOL	Output Leakage Current	CE ≥ VIH or OE ≥ VIH, VOUT = 0V to VDD, VDD = Max.	—	5	µA
VOL(3.3V)	Output Low Voltage	IOL = 5mA, VDD = Min.	—	0.4	V
VOH (3.3V)	Output High Voltage	IOL = —5mA, VDD = Min.	2.4	—	V
VOL(2.5V)	Output Low Voltage	IOL = 2mA, VDD = Min.	—	0.7	V
VOH (2.5V)	Output High Voltage	IOL = —2mA, VDD = Min.	1.7	—	V

NOTE:

1. The ZZ pin will be internally pulled to Vss if it is not actively driven in the application.

3616 tbl 07

## DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1)</sup> (VHD = VDDQ—0.2V, VLD = 0.2V)

Symbol	Parameter	Test Condition	133MHz	125MHz	100MHz	75MHz	66MHz	Unit
IDD	Operating Core Power Supply Current	Device Selected, Outputs Open, VDD = Max., $V_{IN} \geq V_{IH}$ or $\leq V_{IL}$ , f = fMAX <sup>(2)</sup>	290	280	270	260	210	mA
IDDQ	Operating I/O Power Supply Current	Device Selected, Outputs Open, VDDQ = Max., $V_{IN} \geq V_{IH}$ or $\leq V_{IL}$ , f = fMAX <sup>(2)</sup>	20	20	20	15	15	mA
ISB	Standby Core Power Supply Current	Device Deselected, Outputs Open, VDD = Max., $V_{IN} \geq V_{IH}$ or $\leq V_{IL}$ , f = fMAX <sup>(2)</sup>	70	65	60	55	47	mA
ISBQ	Standby I/O Power Supply Current	Device Deselected, Outputs Open, VDDQ = Max., $V_{IN} \geq V_{IH}$ or $\leq V_{IL}$ , f = fMAX <sup>(2)</sup>	3	3	3	3	3	mA
ISB1	Full Standby Core Power Supply Current	Device Deselected, Outputs Open, VDD = Max., $V_{IN} \geq V_{HD}$ or $\leq V_{LD}$ , f = 0 <sup>(2)</sup>	13	13	13	13	13	mA
ISB1Q	Full Standby I/O Power Supply Current	Device Deselected, Outputs Open, VDDQ = Max., $V_{IN} \geq V_{HD}$ or $\leq V_{LD}$ , f = 0 <sup>(2)</sup>	2	2	2	2	2	mA
Izz	Full Sleep Mode Core Power Supply Current	ZZ ≥ VHD, VDD = Max.	9	9	9	9	9	mA
IzzQ	Full Sleep Mode I/O Power Supply Current	ZZ ≥ VHD, VDDQ = Max.	1	1	1	1	1	mA

NOTES:

3616 tbl 08

1. All values are maximum guaranteed values.

2. At f = fMAX, inputs are cycling at the maximum frequency of read cycles of 1/tcyc while ADSC = LOW; f=0 means no input lines are changing.





Figure 1. Lumped Capacitive Load, Typical Derating



3616 drw 04

Figure 2. High Impedance Test Load  
(for t0Hz, tchz, tolz, and tbc1)

\* Including scope and jig

## SYNCHRONOUS TRUTH TABLE<sup>(1, 2)</sup>

Operation	Address Used	CE	CS <sub>0</sub>	CS <sub>1</sub>	ADSP	ADSC	ADV	GW	BWE	BWx	OE (3)	CLK	I/O	
Deselected Cycle, Power Down	None	H	X	X	X	L	X	X	X	X	X	↑	HI-Z	
Deselected Cycle, Power Down	None	L	X	H	L	X	X	X	X	X	X	↑	HI-Z	
Deselected Cycle, Power Down	None	L	L	X	L	X	X	X	X	X	X	↑	HI-Z	
Deselected Cycle, Power Down	None	L	X	H	X	L	X	X	X	X	X	↑	HI-Z	
Deselected Cycle, Power Down	None	L	L	X	X	L	X	X	X	X	X	↑	HI-Z	
Read Cycle, Begin Burst	External	L	H	L	L	X	X	X	X	X	L	↑	DOUT	
Read Cycle, Begin Burst	External	L	H	L	L	X	X	X	X	X	H	↑	HI-Z	
Read Cycle, Begin Burst	External	L	H	L	H	L	X	H	H	X	L	↑	DOUT	
Read Cycle, Begin Burst	External	L	H	L	H	L	X	H	L	H	L	↑	DOUT	
Read Cycle, Begin Burst	External	L	H	L	H	L	X	H	L	H	H	↑	HI-Z	
Write Cycle, Begin Burst	External	L	H	L	H	L	X	H	L	L	X	↑	DIN	
Write Cycle, Begin Burst	External	L	H	L	H	L	X	L	X	X	X	↑	DIN	
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	H	X	L	↑	DOUT	
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	H	X	H	↑	HI-Z	
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	X	H	L	↑	DOUT	
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	X	H	H	↑	HI-Z	
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	H	X	L	↑	DOUT	
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	H	X	H	↑	HI-Z	
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	H	X	L	↑	DOUT	
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	H	X	H	↑	HI-Z	
Write Cycle, Continue Burst	Next	X	X	X	H	H	L	H	L	L	X	↑	DIN	
Write Cycle, Continue Burst	Next	X	X	X	H	H	L	L	X	X	X	↑	DIN	
Write Cycle, Continue Burst	Next	H	X	X	X	H	L	H	L	L	X	↑	DIN	
Write Cycle, Continue Burst	Next	H	X	X	X	H	L	L	X	X	X	↑	DIN	
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	H	X	L	↑	DOUT	
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	H	X	H	↑	HI-Z	
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	X	H	L	↑	DOUT	
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	X	H	H	↑	HI-Z	
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	X	L	↑	DOUT	
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	X	H	↑	HI-Z	
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	X	H	↑	DOUT	
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	X	H	↑	HI-Z	
Write Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	H	L	L	↑	DIN	
Write Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	L	X	X	↑	DIN	
Write Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	L	L	X	↑	DIN
Write Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	L	X	X	↑	DIN	

NOTES:

1. L = V<sub>IL</sub>, H = V<sub>IH</sub>, X = Don't Care.
2. ZZ = LOW for this table.
3. OE is an asynchronous input.

3616 tbl 09

### SYNCHRONOUS WRITE FUNCTION TRUTH TABLE<sup>(1)</sup>

Operation	$\overline{GW}$	$\overline{BWE}$	$\overline{BW}_1$	$\overline{BW}_2$	$\overline{BW}_3$	$\overline{BW}_4$
Read	H	H	X	X	X	X
Read	H	L	H	H	H	H
Write all Bytes	L	X	X	X	X	X
Write all Bytes	H	L	L	L	L	L
Write Byte 1 <sup>(2)</sup>	H	L	L	H	H	H
Write Byte 2 <sup>(2)</sup>	H	L	H	L	H	H
Write Byte 3 <sup>(2)</sup>	H	L	H	H	L	H
Write Byte 4 <sup>(2)</sup>	H	L	H	H	H	L

NOTES:

1. L =  $V_{IL}$ , H =  $V_{IH}$ , X = Don't Care.
2. Multiple bytes may be selected during the same cycle.

3616 tbl 10

### ASYNCHRONOUS TRUTH TABLE<sup>(1)</sup>

Operation <sup>(2)</sup>	$\overline{OE}$	$\overline{ZZ}$	I/O Status	Power
Read	L	L	Data Out (I/O <sub>0</sub> – I/O <sub>31</sub> )	Active
Read	H	L	High-Z	Active
Write	X	L	High-Z — Data In (I/O <sub>0</sub> – I/O <sub>31</sub> )	Active
Deselected	X	L	High-Z	Standby
Sleep Mode	X	H	High-Z	Sleep

NOTES:

1. L =  $V_{IL}$ , H =  $V_{IH}$ , X = Don't Care.
2. Synchronous function pins must be biased appropriately to satisfy operation requirements.

3616 tbl 11

### INTERLEAVED BURST SEQUENCE TABLE ( $\overline{LBO}=\overline{VDD}$ )

	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	0	0	1	1	1	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address <sup>(1)</sup>	1	1	1	0	0	1	0	0

NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state.

3616 tbl 12

### LINEAR BURST SEQUENCE TABLE ( $\overline{LBO}=\overline{Vss}$ )

	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	1	0	1	1	0	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address <sup>(1)</sup>	1	1	0	0	0	1	1	0

NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state.

3616 tbl 13

**AC ELECTRICAL CHARACTERISTICS**


(VDD = 3.3V +10/-5% &amp; VDDQ = 3.3V +10/-5% OR VDD = 3.3V +5/-5% &amp; VDDQ = 2.5V +0.4V/-0.2V, TA = 0 to 70°C)

Symbol	Parameter	133 MHz		120 MHz		100 MHz		75 MHz		66 MHz		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>Clock Parameter</b>												
tCYC	Clock Cycle Time	7.5	—	8.3	—	10	—	13	—	15	—	ns
tCH <sup>(1)</sup>	Clock High Pulse Width	2.1	—	2.5	—	3.7	—	4.5	—	5	—	ns
tCL <sup>(1)</sup>	Clock Low Pulse Width	2.1	—	2.5	—	3.7	—	4.5	—	5	—	ns
<b>Output Parameters</b>												
tCD	Clock High to Valid Data	—	4.5	—	5	—	5.5	—	6	—	7	ns
tCDC	Clock High to Data Change	2	—	2	—	2	—	2	—	2	—	ns
tCLZ <sup>(2)</sup>	Clock High to Output Active	0	—	0	—	0	—	0	—	0	—	ns
tCHZ <sup>(2)</sup>	Clock High to Data High-Z	2	4	2	4.5	2	5	2	5	2	6	ns
toE	Output Enable Access Time	—	4	—	4.5	—	5	—	5	—	5	ns
tOLZ <sup>(2)</sup>	Output Enable Low to Data Active	0	—	0	—	0	—	0	—	0	—	ns
tOHZ <sup>(2)</sup>	Output Enable High to Data High-Z	—	3	—	4	—	5	—	5	—	5	ns
<b>Set Up Times</b>												
tSA	Address Setup Time	2	—	2.5	—	2.5	—	2.5	—	2.5	—	ns
tss	Address Status Setup Time	2	—	2.5	—	2.5	—	2.5	—	2.5	—	ns
tSD	Data In Setup Time	2	—	2.5	—	2.5	—	2.5	—	2.5	—	ns
tsw	Write Setup Time	2	—	2.5	—	2.5	—	2.5	—	2.5	—	ns
tsAV	Address Advance Setup Time	2	—	2.5	—	2.5	—	2.5	—	2.5	—	ns
tsc	Chip Enable>Select Setup Time	2	—	2.5	—	2.5	—	2.5	—	2.5	—	ns
<b>Hold Times</b>												
tHA	Address Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	0.5	—	ns
tHS	Address Status Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	0.5	—	ns
tHD	Data In Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	0.5	—	ns
tHW	Write Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	0.5	—	ns
tHAV	Address Advance Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	0.5	—	ns
tHC	Chip Enable>Select Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	0.5	—	ns
<b>Sleep Mode and Config. Parameters</b>												
tZZPW	ZZ Pulse Width	100	—	100	—	100	—	100	—	100	—	ns
tZZR <sup>(3)</sup>	ZZ Recovery Time	100	—	100	—	100	—	100	—	100	—	ns
tCFG <sup>(4)</sup>	Configuration Set-up Time	30	—	32	—	40	—	48	—	60	—	ns

**NOTES:**

1. Measured as HIGH above 2.0V and LOW below 0.8V.
2. Transition is measured  $\pm 200\text{mV}$  from steady-state.
3. Device must be deselected when powered-up from sleep mode.
4. tCFG is the minimum time required to configure the device based on the LBO input. LBO is a static input and must not change during normal operation.

3616 tbl 14

**AC TEST LOAD**

3616 drw 05


Figure 3. AC Test Load

**AC TEST CONDITIONS (VDDQ = 3.3V / 2.5V)**

Input Pulse Levels	0 to 3V / 0 to 2.5V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	1.5V / 1.25V
Output Timing Reference Levels	1.5V / 1.25V
AC Test Load	See Figures 2 and 3

3616 tbl 15


## TIMING WAVEFORM OF PIPELINED READ CYCLE<sup>(1, 2)</sup>



**NOTES:**

1. O<sub>1</sub> (A<sub>x</sub>) represents the first output from the external address A<sub>x</sub>. O<sub>2</sub> (A<sub>y</sub>) represents the next output data in the burst sequence of the base address A<sub>y</sub>, etc. where A<sub>0</sub> and A<sub>1</sub> are advancing for the four word burst in the sequence defined by the state of the LBO input.
2. ZZ input is LOW and LBO is Don't Care for this cycle.
3. CS<sub>0</sub> timing transitions are identical but inverted to the CE and CS<sub>1</sub> signals. For example, when CE and CS<sub>1</sub> are LOW on this waveform, CS<sub>0</sub> is HIGH.

## TIMING WAVEFORM OF COMBINED PIPELINED READ AND WRITE CYCLES<sup>(1, 2, 3)</sup>




**NOTES:**

1. Device is selected through entire cycle;  $\overline{CE}$  and  $\overline{CS}_1$  are LOW,  $CS_0$  is HIGH.
2. ZZ input is LOW and  $\overline{LBO}$  is Don't Care for this cycle.
3.  $O1(Ax)$  represents the first output from the external address  $Ax$ ;  $O2(Ay)$  represents the next output data in the burst sequence of the base address  $Ay$ , etc. where  $A0$  and  $A1$  are advancing for the four word burst in the sequence defined by the state of the  $\overline{LBO}$  input.

3616 drw 07

## TIMING WAVEFORM OF WRITE CYCLE NO. 1 - $\overline{GW}$ CONTROLLED<sup>(1, 2, 3)</sup>




**NOTES:**

1. ZZ input is LOW,  $\overline{BW\&E}$  is HIGH, and  $\overline{LBO}$  is Don't Care for this cycle.
2. O1 (Ay) represents the first output from the external address Ax. O1 (Ay) represents the next output data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the  $\overline{LBO}$  input.
3. CS0 timing transitions are identical but inverted to the  $\overline{CE}$  and  $\overline{CS1}$  signals. For example, when  $\overline{CE}$  and  $\overline{CS1}$  are LOW on this waveform, CS0 is HIGH.

3616 drw 08

## TIMING WAVEFORM OF WRITE CYCLE NO. 2 - BYTE CONTROLLED<sup>(1, 2, 3)</sup>




NOTES:

1. ZZ input is LOW,  $\overline{GW}$  is HIGH, and  $\overline{BO}$  is Don't Care for this cycle.
2. O1 (Ax) represents the first output from the external address Ax. O1 (Ay) represents the next output data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the  $\overline{BO}$  input.
3. CS0 timing transitions are identical but inverted to the  $\overline{CE}$  and  $\overline{CS}_1$  signals. For example, when  $\overline{CE}$  and  $\overline{CS}_1$  are LOW on this waveform, CS0 is HIGH.

3616.dwg 09


## TIMING WAVEFORM OF SLEEP (ZZ) AND POWER-DOWN MODES<sup>(1, 2, 3)</sup>



**NOTES:**

1. Device must power up in deselected Mode ( $\overline{CE}$  and  $\overline{CS}_1$  are HIGH,  $CS_0$  is LOW).
2.  $\overline{LBO}$  input is Don't Care for this cycle.
3. It is not necessary to retain the state of the input registers throughout the Power-down cycle.
4.  $CS_0$  timing transitions are identical but inverted to the  $\overline{CE}$  and  $\overline{CS}_1$  signals. For example, when  $\overline{CE}$  and  $\overline{CS}_1$  are LOW on this waveform,  $CS_0$  is HIGH.


## ORDERING INFORMATION




# PACKAGE DIAGRAM OUTLINES

TQFP


REVISIONS			
DCN	REV	DESCRIPTION	DATE APPROVED
22167	00	INITIAL RELEASE	03/12/92 T. YU
23823	01	ADD 80 & 100 LD	02/26/93 T. YU
24911	02	ADD 120 LD	10/06/93 T. YU
27384	03	REDRAW TO JEDEC FORMAT	12/10/94




EVEN LEAD SIDES





ODD LEAD SIDES



DETAIL A



DETAIL B



DETAIL C

TOLERANCES UNLESS SPECIFIED		Integrated Device Technology, Inc. 2975 Sander Way, Santa Clara, CA 95054	
DECIMAL EXCEPT XXXXX XXXXX	ANGULAR $\pm$	PHONE: (408) 727-6116 FAX: (408) 452-0574	TELEX: 910-338-2070
APPROVALS	DATE	TITLE PN PACKAGE OUTLINE 14.0 X 14.0 X 1.4 mm TQFP 1.00/10 FORM	
DRAWD	03/12/92	SIZE	DRAWING No.
CHECKED		C	PSC-4036
			REV 03
			DO NOT SCALE DRAWING

PACKAGE DIAGRAM OUTLINES  
TQFP (Continued)


DWG #			PN64-1			DWG #			PN80-1			DWG #			PN100-1			DWG #			PN120-1		
SYMBOL	JEDEC VARIATION			NOTE	JEDEC VARIATION			NOTE	JEDEC VARIATION			NOTE	JEDEC VARIATION			NOTE	JEDEC VARIATION			NOTE	JEDEC VARIATION		
	BP				BQ				BR				BS				BT				BS		
	MIN	NOM	MAX		MIN	NOM	MAX		MIN	NOM	MAX		MIN	NOM	MAX		MIN	NOM	MAX		MIN	NOM	MAX
A	-	-	1.60		-	-	1.60		-	-	1.60		-	-	1.60		-	-	1.60		-	-	1.60
A1	.05	.10	.15		.05	.10	.15		.05	.10	.15		.05	.10	.15		.05	.10	.15		.05	.10	.15
A2	1.35	1.40	1.45		1.35	1.40	1.45		1.35	1.40	1.45		1.35	1.40	1.45		1.35	1.40	1.45		1.35	1.40	1.45
D	16.00	BSC	4		16.00	BSC	4		16.00	BSC	4		16.00	BSC	4		16.00	BSC	4		16.00	BSC	4
D1	14.00	BSC	5.2		14.00	BSC	5.2		14.00	BSC	5.2		14.00	BSC	5.2		14.00	BSC	5.2		14.00	BSC	5.2
E	16.00	BSC	4		16.00	BSC	4		16.00	BSC	4		16.00	BSC	4		16.00	BSC	4		16.00	BSC	4
E1	14.00	BSC	5.2		14.00	BSC	5.2		14.00	BSC	5.2		14.00	BSC	5.2		14.00	BSC	5.2		14.00	BSC	5.2
N	64				80				100				120				.40	BSC					
e	.80	BSC			.65	BSC			.50	BSC			.40	BSC									
b	.30	.37	.45	7	.22	.32	.38	7	.17	.22	.27	7	.13	.18	.23	7							
b1	.30	.35	.40		.22	.30	.33		.17	.20	.23		.13	.16	.19								
ccc	-	-	.10		-	-	.10		-	-	.08		-	-	.08		-	-	.08		-	-	.08
ddd	-	-	.20		-	-	.13		-	-	.08		-	-	.08		-	-	.07		-	-	.07

NOTES:

- 1 ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982
- ▲ TOP PACKAGE MAY BE SMALLER THAN BOTTOM PACKAGE BY .15 mm
- ▲ DATUMS A-B AND -D TO BE DETERMINED AT DATUM PLANE -H-
- ▲ DIMENSIONS D AND E ARE TO BE DETERMINED AT SEATING PLANE -C-
- ▲ DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION IS .25 mm PER SIDE. D1 AND E1 ARE MAXIMUM BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH
- ▲ DETAILS OF PIN 1 IDENTIFIER IS OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED
- ▲ DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .08 mm IN EXCESS OF THE b DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT.
- ▲ EXACT SHAPE OF EACH CORNER IS OPTIONAL
- ▲ THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .10 AND .25 mm FROM THE LEAD TIP
- 10 ALL DIMENSIONS ARE IN MILLIMETERS
- 11 THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION WO-136, VARIATION BP, BQ, BR & BS

REVISIONS			
DCN	REV	DESCRIPTION	DATE APPROVED
22167	00	INITIAL RELEASE	03/12/92 T. VU
23823	01	ADD 80 & 100 LD	02/26/93 T. VU
24911	02	ADD 120 LD	10/06/93 T. VU
27384	03	REDRAW TO JEDEC FORMAT	11/16/94

LAND PATTERN DIMENSIONS



MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
P	16.80	17.00	16.80	17.00	16.80	17.00	16.80	17.00
P1	13.80	14.00	13.80	14.00	13.80	14.00	13.80	14.00
P2	12.00	BSC	12.35	BSC	12.00	BSC	11.60	BSC
X	.40	.60	.30	.50	.30	.40	.20	.30
e	.80	BSC	.65	BSC	.50	BSC	.40	BSC
N	64		80		100		120	

TOLERANCES UNLESS SPECIFIED	DECIMAL	ANGULAR	Integrated Device Technology, Inc.	
MAX	MIN	DEGREES	2975 Sandier Way, Santa Clara, CA 95054	
XXX+/-	XXX+/-	XX.XX	PHONE: (408) 727-6116 FAX: (408) 492-8874 TWX: 910-338-2070	
APPROVALS DATE		TITLE PN PACKAGE OUTLINE		
DRAWN 44	03/12/92	14.0 X 14.0 X 1.4 mm TQFP		
CHECKED		1.00/.10 FORM		
SIZE	DRAWING NO.	REV		
C	PSC-4036	03		
DO NOT SCALE DRAWING				

128

■ 4825771 0021997 468 ■