

Oki,	Network Solutions
	for a Global Society

FEDL66525-02 Issue Date: July 19, 2002

OKI Semiconductor ML66525 Family

16-Bit Microcontroller

GENERAL DESCRIPTION

The ML66525 family devices are high-performance 16-bit CMOS microcontrollers that utilize the nX-8/500S, Oki's proprietary CPU core.

Data from a personal computer with a USB connector can be automatically, quickly written or read to and from NAND type Flash Memory via USB I/F and NAND Flash Memory I/F.

The ML66525 family devices support clock gear functions, a sub-clock and HALT/STOP mode, which are suitable for low power applications.

The ML66525 family devices are provided with interfaces to external devices such as a 4-channel multi-functional serial interface with internal 32-byte FIFO and a high-speed bus interface that has separate address and data buses and does not require external address latches.

A wide variety of internal multi-functional timers enable various timing controls such as periodic and timed measurements.

With a 16-bit CPU core that enables high-speed arithmetic computations and a variety of bit processing functions, these general-purpose microcontrollers are optimally suited for Digital Audio devices such as MP3 players, voice recorders, handy games, and PC peripheral control systems (to control devices that can be connected to USB and store data into memory).

The ML66525 family devices also include the flash ROM version device (ML66Q525B) that is programmable with a single 3 V power supply (2.4 to 3.6 V).

[Note] ML66525A/ML66Q525A are supplied as stock lasts.

APPLICATIONS

- Small-sized handy systems that require USB control and Storage control (Digital Audio players, etc)
- PC Peripheral Control Systems

ORDERING INFORMATION

Order Code or Product Name	Package	Remark
ML66525B-xxTB *1	100-pin plastic TQFP	mask ROM version (2.4 to 3.6 V)
ML66Q525B-NTB *2	(TQFP100-P-1414-0.50-K)	ML66525B flash ROM version (2.4 to 3.6 V)
ML66525B-xxLA *1	144-pin plastic LFBGA	ML66525B BGA package version (2.4 to 3.6 V)
ML66Q525B-NLA *2	(P-LFBGA144-1111-0.80)	ML66Q525B BGA package version (2.4 to 3.6 V)

*1 : The "xx" of "-xx" stands for the code number.

*2 : The "N" of "-N" stands for the flash ROM blank version.

When OKI programs and ship the flash ROM, the part number is changed from "–N" to "–XX" (code number), for example, ML66Q525B-999TB.

FEATURES

Parameter	ML66525B			
Operating temperature	–30 to +70°C			
Power supply voltage/	V _{DD} = 2.4 to 3.6 V / f = 24 MHz			
Maximum operating frequency				
· · · ·	83 nsec@24 MHz			
Minimum instruction execution time	61 μsec@32.768 kHz			
Internal ROM size (max. external)	128 KB (1 MB)			
Internal RAM size (max. external)	6 KB (1 MB)			
X	64 I/O pins (with programmable pull-up resistors)			
I/O ports	6 input-only pins			
	1 output-only pin			
	16-bit auto-reload timer × 2ch			
	8-bit auto-reload timer × 1ch			
	8-bit auto-reload timer			
Timers	8-bit auto-reload timer (also functions as watchdog timer) × 1ch			
	Watch timer × 1ch			
	8-bit PWM \times 2ch (can also be used as 16-bit PWM \times 1ch)			
	Synchronous (with 32-byte FIFO) × 1ch			
Serial port	Synchronous (Shift register type) × 1ch			
	Synchronous/UART × 2ch			
A/D converter	10-bit × 4ch			
	Non-maskable × 1ch			
External interrupts	Maskable × 6ch			
	Compliant with USB spec. version 1.1			
	High-speed transfer at 12 Mbps			
	Internal PLL(x2 , x3 , x4) -> 48 MHz			
	Internal transceiver			
	Vbus detection circuit (connection to USB host : detect/non-detect)			
	Bus power available			
USB control	EP0 (IN 32 bytes, OUT 32 bytes), control transfer			
	EP1 (64 bytes × 2), bulk/interrupt transfer			
	EP2 (64 bytes \times 2), bulk/interrupt transfer			
	EP3 (32 bytes), bulk/interrupt transfer			
	EP4 (64 bytes \times 2), bulk/isochronous/interrupt transfer			
	EP5 (64 bytes \times 2), bulk/isochronous/interrupt transfer			
	Automatic, high-speed data transfer			
	ECC circuit			
NAND Flash Memory control	Automatic, high-speed 512-byte data transfer			
Interrupt priority	3 levels			
	External bus Interface (separate address and data buses)			
	Dual clocks function			
Others	Clock gear function			
	Different power available among USB, CPU core, and I/O port			
Flash ROM version	ML66Q525B			
	INILUUQUZUD			

FUNCTIONAL DESCRIPTION

1. High-performance CPU

The ML66525 family devices include the high-performance CPU, powerful bit manipulation instruction set, a variety of symmetrical addressing modes, and ROM WINDOW function, and also supports the best-optimized C compiler.

2. A variety of power saving modes

Attaching a 32.768-kHz crystal produces a real time clock signal from the internal clock timer. A single clock can be used in place of dual clocks.

Switching the CPU clock to the dual clocks (1/2 or 1/4 of the main clock) enables operation in a low power consumption mode. The clock gear function allows a 1/2 or 1/4 clock signal of the main clock to be selected as the CPU operating clock.

The ML66525 family devices are provided with a wide range of standby control functions such as the STOP mode that stops the oscillation circuit, the quick restart STOP mode that stops the CPU and peripherals while the oscillation circuit is operating, and the HALT mode that shuts down the CPU while peripherals are operating.

3. USB control

The family include USB controller which compliant with USB specification version 1.1 and can be transferred data with 12Mbps circuit.

Also, USB controller have 6 kinds of endpoint and apply for control/bulk/isochronous/interrupt transfer. With NAND Flash Memory control circuit, high speed data transfer is possible.

4. NAND Flash Memory control

The family include control circuit of NAND Flash Memory. Automatically data read from and write to outside NAND Flash Memory with 528 byte.

Also, include ECC circuit which detect data error and correct data error.

5. ML66Q525B with flash memory programmable with single power supply

In addition to mask ROM version devices, the ML66525 family devices include the ML66Q525B with internal 128 Kbytes of flash memory that can be programmed with a single power supply. The flash memory of the ML66Q525B can be programmed with a low power supply (2.4 to 3.6 V) using the internal voltage booster circuit.

6. Multifunctional, high-precision analog-to-digital converter

The family devices include a high-precision 10-bit analog-to-digital converter with four channels and are ideal for such analog control functions as processing audio signals, processing sensor inputs, detecting key switch states, and controlling battery use in portable equipment. Each channel has its own result register readily accessible from the software.

7. Multifunctional PWM

The family devices support both 8- and 16-bit PWM operations. Choosing between the time base counter output and the overflow from an 8-bit auto-reload time as the PWM counter clock source provides a great number of possibilities over a broad frequency range. The 16-bit PWM configuration supports a high-speed synchronization mode that generates a high-precision output signal with less ripple suitable for digital-to-analog applications.

8. Programmable pull-up resistors

Building the pull-up resistors into the chip contributes overall design compactness.

Making them programmable on a per-bit basis allows complete flexibility in circuit board layout and system design. These programmable pull-up resistors are available for all I/O pins except ports that have specific functions such as oscillator connection pins.


9. High-speed bus interface

The interface to external devices uses separate data and address buses. This arrangement permits a rapid bus access for controlling the system from the microcontroller.


10. A variety of external interrupts

There are a total of seven interrupt channels for use in communicating with external devices; six channels for maskable interrupts and one channel for non-maskable interrupts.

BLOCK DIAGRAM



PIN CONFIGURATION (TOP VIEW)



100-pin Plastic TQFP



FEDL66525-02

ML66525 Family

					-		-	-	-	-	-		
N	NC	V _{DD} _ CORE	NMI	ХТ0	GND	OSC0	P13_1/ EXINT9	P0_3/ D3	P0_5/ D5	NC	P3_2/ RDn	V _{DD} _IO	NC
м	P15_3/ TXC6	P15.2/ RXC6	V _{DD} _IO	XT1n	TEST	OSC1n	V _{DD} _IO	P0_1/ D1	P0_2/ D2	P0_4/ D4	P3_1/ PSENn	P3_3/ WRn	GND
Ľ	P15_1/ TXD6	P15_0/ RXD6	RESn	EAn	NC	NC	P13_0/ EXINT8	P0_0/ D0	P0_6/ D6	P0_7/ D7	V _{DD} _ CORE	NC	P4_0/ A0
ĸ	P10_5/ SIOI4	P10_2/ SIOO3	P10_4/ SIOO4	NC	NC	NC	NC	NC	NC	NC	P4_1/ A1	NC	P4_2/ A2
J	NC	NC	P10_3/ SIOCK4	NC						NC	P4_3/ A3	P4_5/ A5	P4_4/ A4
н	P10_1/ SIOI3	P10_0/ SIOCK3	V _{DD} _IO	NC						NC	P1_0/ A8	P4_7/ A7	P4_6/ A6
G	GND	P8_2/ RXC1	P8_3/ TXC1	NC						NC	P1_2/ A10	P1_1/ A9	NC
F	NC	P8_0/ RXD1	P8_1/ TXD1	NC						NC	P1_3/ A11	P1_4/ A12	P1_5/ A13
E	P7_7/ PWM10 UT	FLAMO D	P7_6/ PWM0O UT	NC						NC	P1_7/ A15	NC	NC
B D	P6_3/ EXINT3	NC	P6_2/ EXINT2	NC	NC	NC	NC	NC	NC	NC	V _{TM}	P1_6/ A14	NC
с	P6_1/ EXINT1	NC	P6_0/ EXINT0	NC	P20_7/ FD7	P20_1/ FD1	V _{DD} _IO	P21_4/ FRB	P12_3/ Al3	P12_1/ Al1	V_{REF}	P2_0/ A16	P2_1/ A17
В	P9_0/ VBUSIN	D-	PUCTL	P20_5/ FD5	P20_3/ FD3	P20_2/ FD2	GND	P21_3/ FALE	P21_1/ FWRn	AGND	NC	P2_2/ A18	P2_3/ A19
•	NC	VBUS	D+	GND	P20_6/ FD6	P20_4/ FD4	P20_0 /FD0	P21_2 /FCLE	P21_0/ FRDn	P12_2/ Al2	P12_0/ Al0	V _{DD} _ CORE	NC
_	1	2	3	4	5	6	7	8	9	10	11	12	13

PIN CONFIGURATION (TOP VIEW)

144-pin Plastic LFBGA

A symbol with "n" suffixed indicates an active Low pin.

[Note] Don't connect NC pins with others.

PIN DESCRIPTIONS

In the Type column, "I" indicates an input pin, "O" indicates an output pin, and "I/O" indicates an I/O pin. A symbol with "n" suffixed indicates an active Low pin.

Classification	Symbol		De	escription	
		Туре	Primary function	Туре	Secondary function
Port	P0_0/D0 to P0_7/D7	I/O	8-bit I/O port Pull-up resistors can be specified for each bit.	I/O	External memory access data I/O port
	P1_0/A8 to P1_7/A15	I/O	8-bit I/O port Pull-up resistors can be specified for each bit.	0	External memory access address output port
	P2_0/A16 to P2_3/A19	I/O	4-bit I/O port Pull-up resistors can be specified for each bit.	0	External memory access address output port
	P3_1/PSENn	I/O	1-bit I/O port Pull-up resistors can be specified.	0	External program memory access read strobe output pin
	P3_2/RDn	0	1-bit output port	0	External data memory access read strobe output pin
	P3_3/WRn	I/O	1-bit I/O port Pull-up resistors can be specified.	0	External data memory access write strobe output pin
	P4_0/A0 to P4_7/A7	I/O	8-bit I/O port Pull-up resistors can be specified for each bit.	0	External memory access address output port
	P6_0/EXINT0	I/O	4-bit I/O port	I	External interrupt 0 input pin
	P6_1/EXINT1		Pull-up resistors can be	I	External interrupt 1 input pin
	P6_2/EXINT2		specified for each bit.	I	External interrupt 2 input pin
	P6_3/EXINT3			I	External interrupt 3 input pin
	P7_6/PWM0OUT	I/O	2-bit I/O port	0	PWM0 output pin
	P7_7/PWM1OUT		Pull-up resistors can be specified for each bit.	0	PWM1 output pin
	P8_0/RXD1	I/O	4-bit I/O port	I	SIO1 receive data input pin
	P8_1/TXD1		Pull-up resistors can be	0	SIO1 transmit data output pin
	P8_2/RXC1		specified for each bit.	I/O	SIO1 receive clock I/O pin
	P8_3/TXC1			I/O	SIO1 transmit clock I/O pin

OKI Semiconductor

Classification	Symbol		D	escriptio	n
Classification	Symbol	Туре	Primary function	Туре	Secondary function
Port	P9_0/VBUSIN	I/O	1-bit I/O port Pull-up resistors can be specified.	I	Vbus detect external interrupt input pin (5V tolerant input)
	P10_0/SIOCK3	I/O	6-bit I/O port Pull-up resistors can be	I/O	SIO3 transmit-receive clock I/O pin
	P10_1/SIOI3		specified for each bit.	I	SIO3 receive data input pin
	P10_2/SIOO3			0	SIO3 transmit data input pin
	P10_3/SIOCK4			I/O	SIO4 (with internal 32-byte FIFO) transmit-receive clock I/O pin
	P10_4/SIOO4			0	SIO4 (with internal 32-byte FIFO) transmit data output pin
	P10_5/SIOI4			I	SIO4 (with internal 32-byte FIFO) receive data output pin
	P12_0/AI0 to P12_3/AI3	I	4-bit input port	I	A/D converter analog input port
	P13_0/EXINT8	I	2-bit input port	I	External interrupt 8 input pin
	P13_1/EXINT9			I	External interrupt 9 input pin
	P15_0/RXD6	I/O	4-bit I/O port	I	SIO6 receive data input pin
	P15_1/TXD6		Pull-up resistors can be	0	SIO6 transmit data output pin
	P15_2/RXC6		specified for each bit.	I/O	SIO6 receive clock I/O pin
	P15_3/TXC6			I/O	SIO6 transmit clock I/O pin
	P20_0/FD0 to P20_7/FD7	I/O	8-bit I/O port Pull-up resistors can be specified for each bit.	I/O	NAND Flash Memory access data I/O port
	P21_0/FRDn	I/O	5-bit I/O port Pull-up resistors can be	0	NAND Flash Memory access read strobe output pin
	P21_1/FWRn	I/O	specified for each bit.	0	NAND Flash Memory access write strobe output pin
	P21_2/FCLE	I/O		0	NAND Flash Memory access CLE strobe output pin
	P21_3/FALE	P21_3/FALE		0	NAND Flash Memory access ALE strobe output pin
	P21_4/FRB	I/O		I	NAND Flash Memory access Ready/Busy input pin

FEDL66525-02

ML66525 Family

Classification	Symbol	Туре	Description					
Power supply	V _{DD} _IO	I	IO Power supply pin					
			Connect all the V _{DD} _IO pins.*					
	V _{DD} _CORE	I	Core Power supply pin					
			Connect all the V _{DD} _CORE pins.*					
	VBUS	I	USB Power supply pin (Vbus input pin)					
	GND	Ι	GND pin					
			Connect all the GND pins to GND.*					
	V _{REF}	I	Analog reference voltage pin (Connect to the V_{DD} pin when A/D converter is not used.)					
	AGND	I	Analog GND pin (Connect to the GND pin when A/D converter is not used.)					
Oscillation	XT0	I	Sub-clock oscillation input pin					
			Connect to a crystal of f = 32.768 kHz.					
	XT1n	0	Sub-clock oscillation output pin					
			Connect to a crystal of f = 32.768 kHz.					
			The clock output is opposite in phase to XT0.					
	OSC0	I	Main clock oscillation input pin					
			Connect to a crystal or ceramic oscillator.					
			When an external clock is used, this pin is configured to be clock input.					
	OSC1n	0	Main clock oscillation output pin					
			Connect to a crystal or ceramic oscillator.					
			The clock output is opposite in phase to OSC0.					
			Leave this pin unconnected when an external clock is used.					
USB I/F	D+	I/O	D+ pin					
	D	I/O	D– pin					
	PUCTL	0	External control output pin					
Reset	RESn	I	Reset input pin					
Others	NMI	I	Non-maskable interrupt input pin					
	TEST	I	Test pin					
			Connect to the GND pin for normal operation.					
	V _{TM}	I	Test pin					
			Connect to the GND pin for normal operation.					
	FLAMOD	I	Flash ROM programming mode input pin					
			When the FLAMOD pin is set to "L", the device enters a programming					
			mode.					
			Connect to the V_{DD} _IO pin when using as normal operation.					
	EAn	I	External program memory access input pin					
			When the EA pin is enabled (low level), the internal program memory is					
			masked and the CPU executes the program code in external program					
			memory through all address space.					

* Connect all V_{DD}_IO pins, all V_{DD}_CORE pins and all GND pins. If a device has one or more V_{DD}_IO, V_{DD}_CORE, or GND pins to which the power supply or the ground potential is not connected, the family devices are not guaranteed to have normal operations.

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	C	Condition Rated value		Unit
	V_{DD} CORE	GND = AGND = 0 V			
Digital power supply voltage	pply voltage V _{DD} IO VBUS		a = 25°C	-0.3 to +4.6	V
Input voltage	VI	Othe	r than P9_0	-0.3 to V _{DD} _IO + 0.3	V
input voltage	VI	P9_0 (5	V tolerant input)	-0.3 to +0.6	V
Output voltage	Vo			-0.3 to V _{DD} _IO + 0.3	V
Analog reference voltage	V _{REF}			-0.3 to +4.6	V
Analog input voltage	VAI			–0.3 to V _{REF}	V
Dower dissinction	Р	Ta = 70°C	100-pin TQFP	680	mW
Power dissipation	PD	per package	144-pin LFBGA	595	mW
Storage temperature	T _{STG}	—		-50 to +150	°C

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol		Condition	Range	Unit				
Digital power supply voltage	V _{DD} _CORE V _{DD} _IO	$f_{OSC} \le 24 \text{ MHz}$ $V_{DD}_CORE \le V_{DD}_IO$		000		000		2.4 to 3.6	V
Analog reference voltage	V _{REF}	V _{DD}	$CORE \le V_{REF}$	2.4 to 3.6	V				
Analog input voltage	V _{AI}		—	AGND to V_{REF}	V				
VBUS input voltage	VBUS		—	3.0 to 3.6	V				
Memory hold voltage	V _{DDH}	f	osc = 0 Hz	2.0 to 3.6	V				
	ſ	USB is used		12, 16, 24	N 41 I				
Operating frequency	f _{osc}	US	SB is unused	2 to 24	MHz				
	f _{XT}			—		32.768	kHz		
Ambient temperature	Та			-30 to +70	°C				
		MOS load		20	_				
			P7, P10_0 to P10_2	6	_				
Fan out	N		P0, P1, P2, P3, P4,						
Fairoul	IN	TTL load	P6, P8, P9,	1					
			P10_3 to P10_5, P15,	I	_				
			P20, P21						

FEDL66525-02

ML66525 Family

ALLOWABLE OUTPUT CURRENT VALUES

(V	nn 10 =	= 2 4 to	36V	Ta = -	-30 to	+70°C)
(•	- סי עע	- 2 ונ	J J.U V	, ia – –	-00 10	100)

		```	<u> </u>	,		/
Parameter	Pin	Symbol	Min.	Тур.	Max.	Unit
"H" output pin (1 pin)	All output pins	I _{ОН}	_	_	-10	
"H" output pins (sum total)	Sum total of all output pins	$\sum I_{OH}$	_	_	-70	
"L" output pin (1 pin)	All output pins	IOL	_	_	10	
	Sum total of P0, P3				35	mA
	Sum total of P1, P2, P4	21				
"I " output pipe (our total)	Sum total of P6, P7, P8, P9					
"L" output pins (sum total)	Sum total of P10, P15	Sum total of P10, P15 $\Sigma I_{OL}$		_		
	Sum total of P20, P21				70	l
	Sum total of all output pins				160	

[Note] Connect all V_{DD}_CORE and V_{DD}_IO pins to the power supply voltage and all GND pins to the ground voltage. If there is a pin or pins that are not connected to the power supply voltage on ground voltage, the device cannot be guaranteed for normal operation.

## INTERNAL FLASH ROM PROGRAMMING CONDITIONS

Parameter	Symbol	Condition	Rating	Unit
Supply voltage	V _{DD} _CORE V _{DD} _IO	$V_{DD}_CORE \leq V_{DD}_IO$	2.4 to 3.6	V
Ambient temperature	То	During Read	-30 to +70	°C
Ambient temperature	Та	During Programming	+0 to +50	°C
Endurance	CEP	—	100	Cycles
Blocks size	_	—	128	bytes

## **ELECTRICAL CHARACTERISTICS**

#### DC Characteristics 1 (Except USB port)

$(V_{DD}CORE = V_{DD}IO = V_{REF} = 2.4 \text{ to } 3.6 \text{ V}, \text{ GND} = \text{AGND} = 0 \text{ V}, \text{ Ta} = -30 \text{ to } +70^{\circ}\text{C})$									
Parameter		Symbol	Condition	Min.	Тур.	Max.	Unit		
"H" input voltage	*1	V		$0.80 V_{\text{DD}}$		5.5			
"H" input voltage		V _{IH}	_	$0.80 V_{\text{DD}}$		V _{DD} + 0.3			
"L" input voltage		VIL	—	-0.3	_	$0.2V_{\text{DD}}$			
"H" output voltage	*2		I _O = -400 μA	V _{DD} – 0.4	_	—			
11 output voltage	2	V _{он}	I _O = –2.0 mA	V _{DD} – 0.8		—			
"H" output voltage	*3	V OH	I _O = –200 μA	V _{DD} – 0.4		—	V		
H output voltage	3	5		I _O = –1.0 mA	V _{DD} – 0.8		—		
"L" output voltage	*2		l _o = 3.2 mA	—	_	0.5			
	2	V _{OL}	l _o = 5.0 mA	—	_	0.9			
"L" output voltage	*3	VOL	l ₀ = 1.6 mA	—	—	0.5			
	5		l _o = 2.5 mA	—	_	0.9			
Input leakage current	*4, *6			—	_	1/—1			
Input current	*5	$I_{\rm IH}/I_{\rm IL}$	$V_{I} = V_{DD}/0 V$	_		1/_90	μA		
Input current	*7			—	_	15/—15			
Output leakage current	*2, *3	I _{LO}	$V_0 = V_{DD}/0 V$	_		±10	μA		
Pull-up resistance		$R_{pull}$	V ₁ = 0 V	40	100	200	kΩ		
Input capacitance		Cı		_	5	_	~		
Output capacitance		Co	f _{OSC} = 1 MHz, Ta = 25°C	_	7	—	pF		
Analog reference supply	ourropt	1	During A/D operation	_	1.8	5	mA		
	current	I _{REF}	When A/D is stopped	_	_	5	μA		

 $V_{DD} = V_{DD}_{IO}$ *1. Applicable to P9_0 (5 V tolerant input)

*2. Applicable to P7 and P10_0 to P10_2

*3. Applicable to P0, P1, P2, P3, P4, P6, P8, P9, P10_3 to P10_5, P15, P20 and P21

*4. Applicable to P12 and P13 *5. Applicable to RESn and FLAMOD

*6. Applicable to EAn, NMI, and TEST

*7. Applicable to OSC0

#### **OKI** Semiconductor

## Supply Current

## Mask ROM version

(V_{DD}_CORE = V_{DD}_IO = V_{REF} = 2.4 to 3.6 V, VBUS = 3.0 to 3.6 V, GND = AGND = 0 V, Ta = -30 to +70°C)

Mode	Symbol	Condition		Min.	Тур.	Max.	Unit	Applicable power supply	
		fosc = 24	MHz, No load	_	28	60			
CPU operation mode	I _{DD}	fosc = 24 MHz, DMA/media control stopped. No load			18	50	mA	V _{DD} CORE + V _{DD} IO	
		f _{XT} = 32.768 kHz, DMA/media control stopped. No load *1		_	100	300	μA		
USB operation mode	I _{BUS}	multiplica	Setting of 48 MHz for multiplication selection. No Load		25	45	mA	VBUS	
HALT mode	I _{DDH}		fosc = 24 MHz, DMA/media control stopped. No load		9	18	mA	V _{DD} _CORE + V _{DD} _IO	
STOP mode	Inno	OSC is	XT is used *2	—	15	160	μA	V _{DD} _CORE	
	I _{DDS} stop		XT is not used *2		10	150	μΛ	+ V _{DD} _IO	
Suspend current	I _{SUSP}	Suspend state OSC is stopped, XT is not used * 1		_	1	100	μA	VBUS	

The values in the Typ. Column indicate reference values at 25°C and 3.0 V (The VBUS currents indicate values at 3.3 V).

*1: The temperature condition ranges from –30 to +50°C

*2: The ports used as inputs are at  $V_{DD}$ IO or 0 V. Other ports are unloaded.

Flash ROM version

 $(V_{DD}_{CORE} = V_{DD}_{IO} = V_{REF} = 2.4 \text{ to } 3.6 \text{ V}, \text{ VBUS} = 3.0 \text{ to } 3.6 \text{ V}, \text{ GND} = \text{AGND} = 0 \text{ V}, \text{ Ta} = -30 \text{ to } +70^{\circ}\text{C})$ 

Mode	Symbol	С			Тур.	Max.	Unit	Applicable power supply
		fosc = 24	MHz, No load	—	28	60		
CPU operation mode	I _{DD}	fosc = 24 MHz, DMA/media control stopped. No load			18	50	mA	V _{DD} _CORE + V _{DD} _IO
		f _{XT} = 32.768 kHz, DMA/media control stopped. No load *1		_	100	300	μA	
USB operation mode	I _{BUS}	multiplic	of 48 MHz for ation selection lo Load	_	25	45	mA	VBUS
HALT mode	I _{DDH}		fosc = 24 MHz, DMA/media control stopped. No load		10	20	mA	V _{DD} _CORE + V _{DD} _IO
STOP mode	lana	OSC is XT is used		—	15	160	μA	V _{DD} _CORE
			XT is not used *2		10	150	μπ	+ V _{DD} _IO
Suspend current	I _{SUSP}		Suspend state, D+/D– fixed OSC is stopped, XT is not used * 1		1	100	μA	VBUS

The values in the Typ. Column indicate reference values at 25°C and 3.0 V (The VBUS currents indicate values at 3.3 V).

*1: The temperature condition ranges from -30 to  $+50^{\circ}C$ 

*2: The ports used as inputs are at  $V_{DD}$ IO or 0 V. Other ports are unloaded.

#### FEDL66525-02

## **OKI** Semiconductor

## ML66525 Family

## DC Characteristics 2 (USB port)

			(V	BO2 = 3	5.0 10 3.60	, ia = -	$-30 \text{ to } + 70^{\circ}\text{C}$
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	Applicable pin
Differential input sensitivity	V _{DI}	(D+) – (D–)	0.2	_	_		
Differential common mode range	V _{CM}	Includes VDI	0.8	_	2.5	V	D+, D–
Single ended receiver threshold	$V_{\text{SE}}$		0.8	_	2.0		
		15 k $\Omega$ to GND	2.8	_		V	D+, D–
"H" output voltage	V _{OH}	I _{OH} = –100 μA	VBUS – 0.2	_		V	PUCTL
		IOH =4 mA	2.4	_		v	FUUIL
"L" output voltage	V _{OL}	1.5 k $\Omega$ to 3.6 V	—	_	0.3	V	D+, D–
	ha	V _O = VBUS/0 V	_	_	±10		D+, D–
Output leakage current	ILO	V _O = VBUS/0 V	_	_	±10	μA	PUCTL


(VBUS = 3.0 to 3.6V. Ta = -30 to +70°C)

## AC Characteristics (Except USB port)

## (1) External program memory control

$(V_{DD}_{CORE} = V_{DD}_{IO} = V_{REF} = 2.4 \text{ to } 3.6 \text{ V}, \text{ GND} = \text{AGND} = 0 \text{ V}, \text{ Ta} = -30 \text{ to } +70^{\circ}\text{C}$							
Parameter	Symbol	Condition	Min.	Max.	Unit		
Cycle time	t _{cyc}	f _{OSC} = 24 MHz	41.67	—			
Clock pulse width (HIGH level)	t _{oWH}		16.25	—			
Clock pulse width (LOW level)	t _{oWL}		16.25	—			
PSENn pulse width	t _{PW}		(2 + 2n)t  – 25	—			
PSENn pulse delay time	t _{PD}			55	20		
Address setup time	t _{AS}	V _{DD} _CORE = C _L = 50 pF	2tφ – 25	—	ns		
Address hold time	t _{AH}	СL – 50 рг	-10	—			
Instruction setup time	t _{is}		40	—			
Instruction hold time	t _{IH}		0				
Read data access time	t _{ACC}			(3 + 2n)tø – 50			

 $\frac{(\text{Note}) t_{\phi} = t_{\text{cyc}}/2}{n = 0 \text{ to } 3 \text{ (n wait cycles inserted)}}$ 



Bus timing during no wait cycle time

## **OKI** Semiconductor


## ML66525 Family

## (2) External data memory control

## (V_{DD}_CORE = V_{DD}_IO = V_{REF} = 2.4 to 3.6 V, GND = AGND = 0 V, Ta = -30 to $+70^{\circ}$ C)

Parameter         Cycle time         Clock pulse width (HIGH level)         Clock pulse width (LOW level)         RDn pulse width	$\frac{\text{Symbol}}{t_{\text{cyc}}}$ $\frac{t_{\phi\text{WH}}}{t_{\phi\text{WL}}}$ $\frac{t_{W}}{t_{W}}$	Condition f _{OSC} = 24 MHz	Min. 41.67 16.25 16.25 (2 + 2n)to - 25	Max. — — —	Unit
Clock pulse width (HIGH level) Clock pulse width (LOW level)	$t_{\phi WH}$ $t_{\phi WL}$ $t_{RW}$		16.25	—	
, ,	t _{RW}				
RDn nulse width			(2 + 2n)th - 25		
	<b>t</b>		$(z \cdot z \cdot )(\psi - z \cdot )$	—	
WRn pulse width	tww		(2 + 2n)t  – 25	_	
RDn pulse delay time	t _{RD}		_	55	
WRn pulse delay time	t _{WD}		_	55	
Address setup time	t _{AS}	C _L = 50 pF	tφ – 20	_	ns
Address hold time	t _{AH}		tφ – 20	—	
Read data setup time	t _{RS}		40	_	
Read data hold time	t _{RH}		0	_	
Read data access time	t _{ACC}		—	(3 + 2n)t∳ – 50	
Write data setup time	t _{ws}		2t  - 30	—	
Write data hold time	t _{wн}		tφ – 6	—	

(Note)  $t\phi = t_{cyc}/2$ n = 0 to 7 ( n wait cycles inserted)





Bus timing during no wait cycle time

- (3) Serial port control
- 1. Serial port 1, 6 (SIO1, 6)

Master mode (Clock synchronous serial port)

(\	$V_{DD}$ _CORE = $V_{DD}$ _IC	D = V _{REF} = 2.4 to 3.6 V, GNE	O = AGND = O	) V, Ta = –30	0 to +70°C)
Parameter	Symbol	Condition	Min.	Max.	Unit
Cycle time	t _{cyc}	f _{OSC} = 24 MHz	41.67	_	
Serial clock cycle time	t _{scкc}		4 t _{cyc}	—	
Output data setup time	t _{STMXS}		2tø – 10	—	
Output data hold time	t _{sтмхн}	C _L = 50 pF	5tø – 20	_	ns
Input data setup time	t _{SRMXS}		21	—	
Input data hold time	t _{SRMXH}		0		
				(Nista)	LI _ L /0






Slave mode (Clock synchronous serial port)

$(V_{DD} CORE = V_{DD})$	$IO = V_{REF} = 2.4 \text{ to } 3.6 \text{ V},$	GND = AGND = 0 V	. Ta = -30 to +70°C)
		0.12	

Symbol	Condition	Min.	Max.	Unit
t _{cyc}	f _{OSC} = 24 MHz	41.67		
tscкc		4t _{cyc}		
t _{STMXS}		2tφ – 30		
t _{STMXH}	C _L = 50 pF	4t		ns
t _{SRMXS}		21		
t _{SRMXH}		7		
	t _{сус} tscкc tsтмхs tsтмхн tsrмхs	t _{сус} f _{OSC} = 24 MHz           tscкc         tsтмхs           tstmxx         CL = 50 pF           tsrмxs         tsrmxs	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $


(Note)  $t\phi = t_{cyc}/2$ 



## 2. Serial port 4 (SIO4)

Master mode (Clock synchronous serial port)


$(V_{DD}CORE = V_{DD}IO = V_{REF} = 2.4 \text{ to } 3.6 \text{ V}, \text{ GND} = \text{AGND} = 0 \text{ V}, \text{ Ta} = -30 \text{ to } +70^{\circ} \text{ (V_{DD}} = 0 \text{ V})$					
Parameter	Symbol	Condition	Min.	Max.	Unit
Cycle time	t _{cyc}	f _{OSC} = 24 MHz	41.67	—	
Serial clock cycle time	t _{scкc}		400	_	
Output data setup time	t _{STMXS}		190	_	
Output data hold time	t _{STMXH}	C∟ = 50 pF	130	_	ns
Input data setup time	t _{SRMXS}		21	_	
Input data hold time	t _{SRMXH}		0	_	



Slave mode (Clock synchronous serial port)

$(V_{DD} CORF = V_{DD})$	$_{IO} = V_{REF} = 2.4 \text{ to } 3.6 \text{ V},$	GND = AGND = 0 V	$T_{a} = -30 \text{ to } +70^{\circ}\text{C}$
	$10 - v_{REF} - 2.4 10 0.0 v_{s}$	OND = NOND = 0.0,	10 - 0010 + 100)


Parameter	Symbol	Symbol Condition		Max.	Unit
Cycle time	t _{cyc}	f _{OSC} = 24 MHz	41.67	_	
Serial clock cycle time	tscкc		400	_	ns
Output data setup time	t _{STMXS}		70	_	
Output data hold time	t _{stmxh}	C _L = 50 pF	180	_	
Input data setup time	t _{SRMXS}		21	_	
Input data hold time	t _{SRMXH}		7	_	



Measurement points for AC timing (except the serial port)



Measurement points for AC timing (the serial port)



#### FEDL66525-02

## **OKI** Semiconductor

## ML66525 Family


## A/D Converter Characteristics

	$(Ta = -30 \text{ to } +70^{\circ}\text{C}, V_{\text{REF}} = 2.4 \text{ to } 3.6 \text{ V}, \text{AGND} = \text{GND} = 0.000 \text{ cm}^{-1}$						
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	
Resolution	n	Refer to measurement	—	10	_	Bit	
Linearity error	EL	circuit 1	_	—	±3		
Differential Linearity error	ED	Analog input source	_	—	±2	LSB	
Zero scale error	Ezs	impedance	—	—	+3		
Full-scale error	E _{FS}	$R_l \le 5 \ k\Omega$	—	—	-3		
Cross talk	E _{CT}	Refer to measurement circuit 2	_	_	±1		
Conversion time	t _{CONV}	Set according to ADTM set data	16	—	3906.3	μs/ch	

#### Reference $V_{REF}$ $V_{DD}IO$ -□+3 V voltage + 0.1. _ 47_+ μF μF 0.1 47 $R_{I}$ μF μF ► AI0 to AI3 -∕□0 V AGND GND Analog input C

 $R_{I}$  (impedance of analog input source)  $\leq 5~k\Omega$   $C_{I}~\cong 0.1~\mu F$ 

## **Measurement Circuit 1**



**Measurement Circuit 2** 

#### Definition of Terminology

1. Resolution

Resolution is the value of minimum discernible analog input. With 10 bits, since  $2^{10} = 1024$ , resolution of (V_{REF} – AGND) ÷ 1024 is possible.

2. Linearity error

Linearity error is the difference between ideal conversion characteristics and actual conversion characteristics of a 10-bit A/D converter (not including quantization error). Ideal conversion characteristics can be obtained by dividing the voltage between  $V_{REF}$  and AGND into 1024 equal steps.

3. Differential linearity error

Differential linearity error indicates the smoothness of conversion characteristics. Ideally, the range of analog input voltage that corresponds to 1 converted bit of digital output is  $1LSB = (V_{REF} - AGND) \div 1024$ . Differential error is the difference between this ideal bit size and bit size of an arbitrary point in the conversion range.


4. Zero scale error

Zero scale error is the difference between ideal conversion characteristics and actual conversion characteristics at the point where the digital output changes from 000H to 001H.

5. Full-scale error

Full-scale error is the difference between ideal conversion characteristics and actual conversion characteristics at the point where the digital output changes from 3FEH to 3FFH.

## PACKAGE DIMENSIONS




Notes for Mounting the Surface Mount Type Packages

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage.

Therefore, before you perform reflow mounting, contact Oki's responsible sales person on the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

## PACKAGE DIMENSIONS



Notes for Mounting the Surface Mount Type Packages

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage.

Therefore, before you perform reflow mounting, contact Oki's responsible sales person on the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

# **REVISION HISTORY**

Document	Page				
No.	Date	Previous	Current	Description	
		Edition	Edition		
PEDL66525-01	Oct. 2000	-	_	Preliminary edition 1	
PEDL66525-02	Mar. 2001			<ul> <li>Modified contents of P3_2 and P3_3 in the table on Page 8.</li> <li>Added contents of P9_0 in the table on Page 9.</li> <li>Modified contents of PUCTL in the table on Page 10.</li> <li>Partially added contents of "ABSOLUTE MAXIMUM RATINGS".</li> <li>Partially added contents of "RECOMMENDED OPERATING CONDITIONS".</li> <li>Partially added contents of "ALLOWABLE OUTPUT CURRENT VALUES".</li> <li>Partially added contents of "INTERNAL FLASH ROM PROGRAMMING CONDITIONS".</li> <li>Partially added contents of "ELECTRICAL CHARACTERISTICS".</li> </ul>	
FEDL66525-01	Oct. 2001	_	_	<ul> <li>Changed the name from ML66525 to ML66525A.</li> <li>Changed the name from ML66Q525 to ML66Q525A.</li> <li>Modified supply current values for ML66Q525 on Page 14.</li> <li>Modified contents of the table on Page 21.</li> </ul>	
FEDL66525-02	Jul. 19, 2002	_	_	<ul> <li>Changed the name from ML66525A to ML66525B.</li> <li>Changed the name from ML66Q525A to ML66Q525B.</li> </ul>	

#### NOTICE

- 1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date.
- 2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.
- 3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.
- 4. Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.
- 5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.
- 6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans. Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems.
- 7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.
- 8. No part of the contents contained herein may be reprinted or reproduced without our prior permission.

Copyright 2002 Oki Electric Industry Co., Ltd.