83C654

DESCRIPTION

The P83C654 Single-Chip 8-Bit Microcontroller is manufactured in an advanced CMOS process and is a derivative of the 80C51 microcontroller family. The 83C654 has the same instruction set as the 80C51. Two versions of the derivative exist:

83C654 — 16k bytes mask programmable ROM

87C654 — EPROM version (described in a separate data sheet)

This device provides architectural enhancements that make it applicable in a variety of applications for general control systems. The 83C654 contains a non-volatile 16k × 8 read-only program memory, a volatile 256 × 8 read/write data memory, four 8-bit I/O ports, two 16-bit timer/event counters (identical to the timers of the 80C51), a multi-source, two-priority-level, nested interrupt structure, an I²C interface, UART and on-chip oscillator and timing circuits. For systems that require extra capability, the

8XC654 can be expanded using standard TTL compatible memories and logic.


The device also functions as an arithmetic processor having facilities for both binary and BCD arithmetic plus bit-handling capabilities. The instruction set consists of over 100 instructions: 49 one-byte, 45 two-byte and 17 three-byte. With a 16(24)MHz crystal, 58% of the instructions are executed in 0.75(0.5)µs and 40% in 1.5(1)µs. Multiply and divide instructions require 3(2)µs.



FEATURES


- 80C51 central processing unit
- 16k x 8 ROM expandable externally to 64k bytes
- 256 x 8 RAM, expandable externally to 64k bytes
- Two standard 16-bit timer/counters
- Four 8-bit I/O ports
- I²C-bus serial I/O port with byte oriented master and slave functions
- Full-duplex UART facilities
- Power control modes
 - Idle mode
 - Power-down mode
- ROM code protection
- Extended frequency range: 1.2 to 24 MHz
- Three operating ambient temperature ranges:
 - 0 to +70°C
 - -40 to +85°C
 - -40 to +125°C

PIN CONFIGURATIONS




83C654

PLASTIC LEADED CHIP CARRIER PIN FUNCTIONS




PLASTIC QUAD FLAT PACK PIN FUNCTIONS



NOTES TO QFP ONLY:

LOGIC SYMBOL



Due to EMC improvements, all V_{SS} pins (6, 16, 28, 39) must be connected to V_{SS} on the 80C652/83C654.

83C654

ORDERING INFORMATION


ORDEI	PS PART R NUMBER MARKING		TH AMERICA ER NUMBER	Drawing Number	TEMPERATURE RANGE °C	FREQ MHz ^{2,3}
ROMiess ¹	ROM	ROMiess ¹	ROM		AND PACKAGE	
P80C652FBP	P83C654FBP/xxx	P80C652FBPN	P83C654FBPN	SOT129	0 to +70, Plastic Dual In-line Package	16
					0 to +70, Ceramic Dual In-line Package w/Window	16
P80C652FBA	P83C654FBA/xxx	P80C652FBAA	P83C654FBAA	SOT187	0 to +70, Plastic Leaded Chip Carrier	16
P80C652FBB	P83C654FBB/xxx	P80C652FBBB	P83C654FBBB	SOT307-2 ⁵	0 to +70, Plastic Quad Flat Pack	16
	P83C654FBR/xxx			SOT270	0 to +70, Plastic Shrink Dual In-Line Package	
P80C652FFP	P83C654FFP/xxx	P80C652FFPN	P83C654FFPN	SOT129	-40 to +85, Plastic Dual In-line Package	16
P80C652FFA	P83C654FFA/xxx	P80C652FFAA	P83C654FFAA	SOT187	-40 to +85, Plastic Leaded Chip Carrier	16
·····						
P80C652FFB	P83C654FFB/xxx	P80C652FFBB	P83C654FFBB	SOT307-2 ⁵	-40 to +85, Plastic Quad Flat Pack	16
P80C652FHP	P83C654FHP/xxx	P80C652FHPN	P83C654FHPN	SOT129	40 to +125, Plastic Dual In-line Package	16
P80C652FHA	P83C654FHA/xxx	P80C652FHAA	P83C654FHAA	SOT187	-40 to +125, Plastic Leaded Chip Carrier	16
P80C652FHB	P83C654FHB/xxx	P80C652FHBB	P83C654FHBB	SOT307-2 ⁵	-40 to +125, Plastic Quad Flat Pack	16
· · · · · · · · · · · · · · · · · · ·						
• · · · · · · · · · · · · · · · · · · ·						
P80C652IBP	P83C654IBP/xxx	P80C652IBPN	P83C654IBPN	SOT129	0 to +70, Plastic Dual In-line Package	24
P80C652IBA	P83C654IBA/xxx	P80C652IBAA	P83C654IBAA	SOT187	0 to +70, Plastic Leaded Chip Carrier	24
P80C652IBB	P83C654IBB/xxx	P80C652IBBB	P83C654IBBB	SOT307-2 ⁵	0 to +70, Plastic Quad Flat Pack	24
P80C652IFP	P83C654IFP/xxx	P80C652IFPN	P83C654IFPN	SOT129	-40 to +85, Plastic Dual In-line Package	24
P80C652IFA	P83C654IFA/xxx	P80C652IFAA	P83C654IFAA	SOT187	-40 to +85, Plastic Leaded Chip Carrier	24
P80C652IFB	P83C654IFB/xxx	P80C652IFBB	P83C654IFBB	SOT307-2 ⁵	-40 to +85, Plastic Quad Flat Pack	24

- For full specification, see the 80C652/83C652 data sheet.
 83C654 frequency range is 1.2MHz 16MHz or 1.2MHz 24MHz.
 For specification of the EPROM version, see the 87C654 data sheet.
 xxx denotes the ROM code number.
 SOT311 replaced by SOT307-2.

EPROM ³	Drawing Number	TEMPERATURE RANGE °C AND PACKAGE	FREQ MHz ^{2,3}
S87C654-4N40	0415C	0 to +70, Plastic Dual In-line Package	16
S87C654-4F40	0590B	0 to +70, Ceramic Dual In-line Package w/Window	16
S87C654-4A44	0403G	0 to +70, Plastic Leaded Chip Carrier	16
S87C654-4K44	1472A	0 to +70, Ceramic Leaded Chip Carrier w/Window	16
S87C654-4B44	1118D	0 to +70, PlasticQuad Flat Pack	16
S87C654-5N40	0415C	-40 to +85, Plastic Dua! In-line Package	16
S87C654-5F40	0590B	-40 to +85, Ceramic Dual In-line Package w/Window	16
S87C654-5A44	0403G	-40 to +85, Plastic Leaded Chip Carrier	16
S87C654-5K44	1472A	-40 to +85, Ceramic Leaded Chip Carrier w/Window	16
S87C654-5B44	1118D	-40 to +85, Plastic Quad Flat Pack	16
S87C654-7N40	0415C	0 to +70, Plastic Dual In-line Package	20
S87C654-7F40	0590B	0 to +70, Ceramic Dual In-line Package w/Window	20
S87C654-7A44	0403G	0 to +70, Plastic Leaded Chip Carrier	20
S87C654-7K44	1472A	0 to +70, Ceramic Leaded Chip Carrier w/Window	20
S87C654-8N40	0415C	-40 to +85, Plastic Dual In-line Package	20
S87C654-8F40	0590B	–40 to +85, Ceramic Dual In-line Package w/Window	20
S87C654-8A44	0403G	-40 to +85, Plastic Leaded Chip Carrier	20
		47-	ļ
			
			<u> </u>

83C654

BLOCK DIAGRAM



83C654

PIN DESCRIPTIONS

	PI	N NUMB	ER		
MNEMONIC	DIP	PLCC	QFP	TYPE	NAME AND FUNCTION
V _{SS}	20	22	6, 16, 28, 39	1	Ground: 0V reference. With the QFP package all V _{SS} pins (V _{SS1} to V _{SS4}) must be connected.
V _{DD}	40	44	38	Į.	Power Supply: This is the power supply voltage for normal, idle, and power-down operation.
P0.0-0.7	39-32	43-36	37–30	1/0	Port 0: Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s.
P1.0-P1.7	1–8	2–9	40-44, 1-3	I/O	Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups, except P1.6 and P1.7 which are open drain. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Alternate functions include:
P1.6	7	8	2	1/0	SCL: I ² C-bus serial port clock line.
P1.7	8	9	3	1/0	SDA: I ² C-bus serial port data line.
P2.0-P2.7	21–28	24–31	18–25	1/0	Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register.
P3.0-P3.7	10–17	11, 13–19	5, 7–13	I/O	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 3 also serves the special features of the 80C51 family, as listed below:
	10	11	5	I	RxD (P3.0): Serial input port
	11 12	13 14	7 8	0	TxD (P3.1): Serial output port
	13	15	9		INTO (P3.2): External interrupt INTT (P3.3): External interrupt
	14	16	10	1	T0 (P3.4): Timer 0 external input
	15 16	17 18	11 12	0	T1 (P3.5): Timer 1 external input
	17	19	13	0	WR (P3.6): External data memory write strobe RD (P3.7): External data memory read strobe
RST	9	10	4	ı	Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V _{SS} permits a power-on reset using only an external capacitor to V _{DD} .
ALE	30	33	27	I/O	Address Latch Enable: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency. Note that one ALE pulse is skipped during each access to external data memory.
PSEN	29	32	26	0	Program Store Enable: Read strobe to external program memory via Port 0 and Port 2. It is activated twice each machine cycle during fetches from the external program memory. When executing out of external program memory two activations of PSEN are skipped during each access to external data memory. PSEN is not activated (remains HIGH) during no fetches from external program memory. PSEN can sink/source 8 LSTTL inputs and can drive CMOS inputs without external pull—ups.
EA	31	35	29	Î	External Access: If during a RESET, EA is held at TTL, level HIGH, the CPU executes out of the internal program memory ROM provided the Program Counter is less than 16384. If during a RESET, EA is held a TTL LOW level, the CPU executes out of external program memory. EA is not allowed to float.
XTAL1	19	21	15	I	Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.
XTAL2	18	20	14	0	Crystal 2: Output from the inverting oscillator amplifier.

NOTE:

To avoid "latch-up" effect at power-on, the voltage on any pin at any time must not be higher than $V_{DD} + 0.5V$ or $V_{SS} - 0.5V$, respectively.

Table 1. 8XC652/654 Special Function Registers

SYMBOL	DESCRIPTION	DIRECT ADDRESS	BIT MSB	T ADDRE	SS, SYME	BOL, OR A	LTERNAT	IVE PORT	FUNCTIO	N LSB	RESET VALUE
ACC*	Accumulator	E0H	E7	E6	E5	E4	E3	E2	E1	E0	00H
В*	B register	F0H	F7	F6	F5	F4	F3	F2	F1	F0	00Н
DPTR:	Data pointer										
DPH	(2 bytes) Data pointer high	83H									00Н
DPL	Data pointer low	82H									00H
			AF	AE	AD	AC	AB	AA	A9	A8	
IE*#	Interrupt enable	A8H	EA	l	ES1	ES0	ET1	EX1	ET0	EX0	0x000000B
			BF	BE	BD	BC	BB	BA	B9	B8	
IP*#	Interrupt priority	B8H	_	<u> </u>	PS1	PS0	PT1	PX1	PT0	PX0	хх000000В
			87	86	85	84	83	82	81	80	
P0*	Port 0	80H	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	FFH
D.4	D. 14		97	96	95	94	93	92	91	90	1
P1*#	Port 1	90H	SDA	SCL	L	L	L	l	<u> </u>		FFH
-	.		A7	A6	A5	A4	A3	A2	A1	A0	ļ
P2*	Port 2	A0H	A15	A14	A13	A12	A11	A10	A9	A8	FFH
			B7	B6	B5	B4	B3	B2	B1	B0	
P3*	Port 3	B0H	RD	WR	T1	TO	INT1	INTO	TXD	RXD	FFH
PCON	Power control	87H	SMOD	L <u>-</u>		<u> </u>	GF1	GF0	PD	IDL	0xxx0000B
00001111	0-3-10-3-1-1	2011	9F	9E	9D	9C	9B	9A	99	98	
SOCON*#	Serial 0 port control	98H	SM0	SM1	SM2	REN	TB8	RB8	TI	RI	00H
S0BUF#	Serial 0 data buffer	99H						_			xxxxxxxxB
DOM	Dunament atatus	501	D7	D6	D5	D4	D3	D2	D1	D0	
PSW* S1DAT#	Program status word	D0H	CY	AC	F0	RS1	RS0	ov	F1	Р	00H
SP SP	Serial 1 data	DAH									00H
S1ADR#	Stack pointer	81H		-						r	07H
SIAUN#	Serial 1 address	DBH			SL	AVE ADD	RESS	· · · · · · · · · · · · · · · · · · ·		GC	00H
0.4074.11						F]
S1STA#	Serial 1 status	D9H	SC4	SC3	SC2	SC1	SC0	0	0	0	F8H
01001111			DF	DE	DD	DC	DB	DA	D9	D8	
S1CON*#	Serial 1 control	D8H	CR2	ENS1	STA	STO	SI	AA	CR1	CR0	00000000B
T0011	Depart		8F	8E	8D	BC	8B	8A	89	88	
TCON*	Timer control	88H	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	00H
TH1	Timer high 1	8DH									00H
TH0	Timer high 0	8CH									00Н
TL1	Timer low 1	8BH									00H
THO	Timer low 0	BAH									00H
TMOD	Timer mode	89H	GATE	C/T	M1	M0	GATE	C/T	M1	M0	00H

SFRs are bit addressable. SFRs are modified from or added to the 80C51 SFRs.

83C654

ROM CODE PROTECTION (83C654)

The 83C654 has an additional security feature. ROM code protection may be selected by setting a mask–programmable security bit (i.e., user dependent). This feature may be requested during ROM code submission. When selected, the ROM code is protected and cannot be read out at any time by any test mode or by any instruction in the external program memory space.

The MOVC instructions are the only instructions that have access to program code in the internal or external program memory. The EA input is latched during RESET and is "don't care" after RESET (also if the security bit is not set). This implementation prevents reading internal program code by switching from external program memory to internal program memory during a MOVC instruction or any other instruction that uses immediate data.

OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator, as shown in the Logic Symbol, page 955.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

Reset

A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods), while the oscillator is running. To insure a good power-on reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles. At power-on, the voltage on V_{DD} and RST must come up at the same time for a proper start-up.

idle Mode

In the idle mode, the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any

enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

Power-Down Mode

In the power-down mode, the oscillator is stopped and the instruction to invoke power-down is the last instruction executed. Only the contents of the on-chip RAM are preserved. A hardware reset is the only way to terminate the power-down mode. The control bits for the reduced power modes are in the special function register PCON. Table 2 shows the state of the I/O ports during low current operating modes.

I²C SERIAL COMMUNICATION — SIO1

The I²C serial port is identical to the I²C serial port on the 8XC552. The operation of this subsystem is described in detail in the 8XC552 section of this manual.

Note that in both the 8XC652/4 and the 8XC552 the I²C pins are alternate functions to port pins P1.6 and P1.7. Because of this, P1.6 and P1.7 on these parts do not have a pull-up structure as found on the 80C51. Therefore P1.6 and P1.7 have open drain outputs on the 8XC652/4.

Table 2. External Pin Status During Idle and Power-Down Mode

MODE	PROGRAM MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3
ldle	Internal	1	1	Data	Data	Data	Data
idle	External	1	1	Float	Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Float	Data	Data	Data

Serial Control Register (S1CON) - See Table 3

S1CON (D8H) CR2 ENS1 STA STO SI AA CR1 CR0

Bits CR0, CR1 and CR2 determine the serial clock frequency that is generated in the master mode of operation.

Table 3. Serial Clock Rates

			BIT FREC	QUENCY (kHz	2) AT fosc		
CR2	CR1	CR0	6MHz	12MHz	16MHz	24MHz	fosc DIVIDED BY
0	0	0	23	47	62.5	94	256
0	0	1	27	54	71	107 ¹	224
0	1	0	31.25	62.5	83.3	125 ¹	192
0	1	1	37	75	100	150 ¹	160
1	0	0	6.25	12.5	17	25	960
1	0	1	50	100	133 ¹	2001	120
1	1	0	100	200 ¹	267 ¹	400 ¹	60
1	1	1	0.24 < 62.5 0 to 255	0.49 < 62.5 0 to 254	0.65 < 55.6 0 to 253	0.98 < 50.0 0 to 251	96 × (256 – (reload value Timer 1)) reload value range Timer 1 (in mode 2)

NOTES:

^{1.} These frequencies exceed the upper limit of 100kHz of the I²C-bus specification and cannot be used in an I²C-bus application.

83C654

ABSOLUTE MAXIMUM RATINGS^{1, 2, 3}

PARAMETER	RATING	UNIT
Storage temperature range	-65 to +150	°C
Voltage on any other pin to V _{SS}	-0.5 to + 6.5	٧
Input, output current on any single pin	±5	mA
Power dissipation (based on package heat transfer limitations, not device power consumption)	1	w

NOTES:

1. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical

Characteristics section of this specification is not implied.

2. This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima.

3. Parameters are valid over operating temperature range unless otherwise specified. All

voltages are with respect to VSS unless otherwise noted.

DEVICE SPECIFICATIONS

		VOLTAGE V)		UENCY IHz)	TEMPERATURE RANGE
TYPE	MIN.	MAX.	MIN.	MAX.	(°C)
P83C654FBx	4.0	6.0	1.2	16	0 to +70
P83C654FFx	4.0	6.0	1.2	16	-40 to +85
P83C654FHx	4.5	5.5	1.2	16	-40 to +125
P83C654IBx	4.5	5.5	1.2	24	0 to +70
P83C654IFx	4.5	5.5	1.2	24	-40 to +85

83C654

DC ELECTRICAL CHARACTERISTICS

			TEST	LIN	IITS	
SYMBOL	PARAMETER	PART TYPE	CONDITIONS	MIN.	MAX.	UNIT
V_{IL}	Input low voltage,			0.5		
	except EA, P1.6/SCL, P1.7/SDA	0 to +70°C		-0.5	0.2V _{DD} -0.1	٧
		-40 to +85°C		-0.5	0.2V _{DD} -0.15	٧
		-40 to +125°C		-0.5	0.2V _{DD} -0.25	V
V _{IL1}	Input low voltage to EA	0 to +70°C		-0.5	0.2V _{DD} 0.3	V
		-40 to +85°C		-0.5	0.2V _{DD} 0.35	V
		-40 to +125°C		-0.5	0.2V _{DD} 0.45	٧
V _{IL2}	Input low voltage to P1.6/SCL, P1.7/SDA ⁶			-0.5	0.3V _{DD}	٧
VIH	Input high voltage, except XTAL1, RST, P1.6/SCL, P1.7/SDA	24. 7000		004 .00	, .a.	١,,
	F1.0/30L, F1.7/3DA	0 to +70°C		0.2V _{DD} +0.9	V _{DD} +0.5	۷.
		-40 to +85°C		0.2V _{DD} +1.0	V _{DD} +0.5	\
V/	land bigh valle as VTAL4 DOT	-40 to +125°C		0.2V _{DD} +1.0	V _{DD} +0.5	V
V _{IH1}	Input high voltage, XTAL1, RST	0 to +70°C		0.7V _{DD}	V _{DD} +0.5	V
		-40 to +85°C		0.7V _{DD} +0.1	V _{DD} +0.5	V
		-40 to +125°C		0.7V _{DD} +0.1	V _{DD} +0.5	٧
V _{iH2}	Input high voltage, P1.6/SCL, P1.7/SDA ⁶			0.7V _{DD}	6.0	V
V _{OL}	Output low voltage, ports 1, 2, 3, except P1.6/SCL, P1.7/SDA		$I_{OL} = 1.6 \text{mA}^{8, 9}$	<u> </u>	0.45	٧
V _{OL1}	Output low voltage, port 0, ALE, PSEN		$I_{OL} = 3.2 \text{mA}^{8, 9}$		0.45	٧
V _{OL2}	Output low voltage, P1.6/SCL, P1.7/SDA		$I_{OL} = 3.0 \text{mA}$		0.4	٧
V _{OH}	Output high voltage, ports 1, 2, 3, ALE, PSEN10		I _{OH} =60μA	2.4		٧
			I _{OH} = -25μA	0.75V _{DD}		٧
			l _{OH} = -10μA	0.9V _{DD}		V
V _{OH1}	Output high voltage; port 0 in external bus mode		I _{OH} = -800μA	2.4	1	V
]	l _{OH} = -300μΑ l _{OH} = -80μΑ	0.75V _{DD} 0.9V _{DD}]	\
I _{IL}	Logical 0 input current, ports 1, 2, 3,		IOH - COPIT	0.0400		
	except P1.6/SCL, P1.7/SDA	0 to +70°C	$V_{1N} = 0.45V$	Ì	– 50	μА
		-40 to +85°C			– 75	μA
		40 to +125°C			– 75	μ Α
I _{TL}	Logical 1-to-0 transition current, ports 1, 2, 3, except P1.6/SCL, P1.7/SDA	047090	See note 7		650	
	0.00pt 1.0002,1 1.770DA	0 to +70°C	See note /		-650	μA
		40 to +85°C			–750	μA
 		-40 to +125°C		ļ	- 750	μΑ
I _{L1}	Input leakage current, port 0, EA		0.45V < V ₁ < V _{DD}		±10	μА
l _{L2}	Input leakage current, P1.6/SCL, P1.7/SDA		0V < V _I < 6.0V 0V < V _{DD} < 6.0V		±10	μΑ μΑ
I _{DD}	Power supply current:		See note 1			
	Active mode @ 16MHz ^{2, 11} Active mode @ 24MHz ^{2, 11}		V _{DD} =6.0V		28.0	m/
	Idle mode @ 16MHz ^{3, 11}		V _{DD} =5.5V		35.0	mA mA
	Idle mode @ 24MHz ^{3, 11}				6 7	mA
	Power down mode ^{4, 5}				50	μA
	Power down mode ^{4, 5}	-40 to +125°C			100	μΑ
R _{RST}	Internal reset pull-down resistor			50	150	kΩ
C _{IO}	Pin capacitance		Freq.=1MHz		10	pF

NOTES ON NEXT PAGE.

83C654

NOTES FOR DC ELECTRICAL CHARACTERISTICS:

See Figures 9 through 11 for IDD test conditions.

The operating supply current is measured with all output pins disconnected; XTAL1 driven with $t_r = t_f = 5$ ns; V_{IL} = V_{SS} + 0.5V; V_{IH} = V_{DD} -0.5V; XTAL2 not connected; EA = RST = Port 0 = P1.6 = P1.7 = V_{DD}. See Figure 9.

- The idle mode supply current is measured with all output pins disconnected; XTAL1 driven with $t_f = t_f = 5$ ns; $V_{IL} = V_{SS} + 0.5V$; V_{IH} = V_{DD} -0.5V; XTAL2 not connected; Port 0 = P1.6 = P1.7 = V_{DD}; EA = RST = V_{SS}. See Figure 10.
- The power-down current is measured with all output pins disconnected; XTAL2 not connected; Port 0 = P1.6 = P1.7 = VDD; $EA = RST = V_{SS}$. See Figure 11.

5. $2V \le V_{PD} \le V_{DD} max$.

6. The input threshold voltage of P1.6 and P1.7 (SIO1) meets the I²C specification, so an input voltage below 0.3V_{DD} will be recognized as a logic 0 while an input voltage above 0.7VDD will be recognized as a logic 1.

Pins of ports 1, 2, and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its

maximum value when V_{IN} is approximately 2V.

- 8. Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the Vols of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100pF), the noise pulse on the ALE pin may exceed 0.8V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input.
- 9. Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows: Maximum I_{OL} = 10mA per port pin; Maximum I_{OL} = 26mA total for Port 0; Maximum I_{OL} = 15mA total for Ports 1, 2, and 3; Maximum I_{OL} = 71mA total for all output pins. If I_{OL} exceeds the test conditions, V_{OL} may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.
- 10. Capacitive loading on ports 0 and 2 may cause the VOH on ALE and PSEN to momentarily fall below the 0.9VDD specification when the address bits are stabilizing.
- 11. IDDMAX for other frequencies can be derived from Figure 1, where FREQ is the external oscillator frequency in MHz. IDDMAX is given in mA.




Figure 1. I_{DD} vs. Frequency

83C654

AC ELECTRICAL CHARACTERISTICS^{1, 2} (16 MHz type)

			16MHz	CLOCK	VARIABL	E CLOCK	
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	UNIT
1/t _{CLCL}	2	Oscillator frequency			1.2	16	MHz
t _{LHLL}	2	ALE pulse width	85		2t _{CLCL} -40		ns
tavll	2	Address valid to ALE low	8		t _{CLCL} -55		ns
tllax	2	Address hold after ALE low	28		t _{CLCL} -35	,	ns
t _{LLIV}	2	ALE low to valid instruction in		150		4t _{CLCL} -100	ns
t _{LLPL}	2	ALE low to PSEN low	23		t _{CLCL} -40		ns
tрլрн	2	PSEN pulse width	143		3t _{CLCL} 45		ns
teliv	2	PSEN low to valid instruction in		83		3t _{CLCL} -105	ns
t _{PXIX}	2	Input instruction hold after PSEN	0		0		ns
t _{PXIZ}	2	Input instruction float after PSEN		38		t _{CLCL} 25	ns
t _{aviv}	2	Address to valid instruction in		208		5t _{CLCL} -105	ns
t _{PLAZ}	2	PSEN low to address float		10		10	ns
Data Memor	у		·	· · · · · · · · · · · · · · · · · · ·	<u> </u>	·	·
t _{ALAH}	3, 4	RD pulse width	275		6t _{CLCL} -100		ns
tww	3, 4	WR pulse width	275		6t _{CLCL} -100	1	ns
RLDV	3, 4	RD low to valid data in		148		5t _{CLCL} 165	ns
t _{RHDX}	3, 4	Data hold after RD	0		0		ns
l _{AHDZ}	3, 4	Data float after RD		55		2t _{CLCL} -70	ns
t _{LLDV}	3, 4	ALE low to valid data in		350		8t _{CLCL} -150	ns
t _{AVDV}	3, 4	Address to valid data in		398		9t _{CLCL} -165	ns
t _{LLWL}	3, 4	ALE low to RD or WR low	138	238	3t _{CLCL} -50	3t _{CLCL} +50	ns
t _{AVWL}	3, 4	Address valid to WR low or RD low	120	<u> </u>	4t _{CLCL} -130	3.3.	ns
tavwx	3, 4	Data valid to WR transition	3		t _{CLCL} -60		ns
t _{DW}	3, 4	Data setup time before WR	288		7t _{CLCL} -150		ns
twhax	3, 4	Data hold after WR	13	<u> </u>	t _{CLCL} -50		ns
t _{rlaz}	3, 4	RD low to address float		0		0	ns
twhlh	3, 4	RD or WR high to ALE high	23	103	t _{CLCL} -40	t _{CLCL} +40	ns
Shift Regist	er		<u> </u>				·
txlxl	5	Serial port clock cycle time ³	0.75	<u> </u>	12t _{CLCL}	1	μs
tаухн	5	Output data setup to clock rising edge ³	492	1	10t _{CLCL} -133		ns
XHQX	5	Output data hold after clock rising edge ³	80		2t _{CLCL} -117		ns
XHDX	5	Input data hold after clock rising edge ³	0		0		ns
XHDV	5	Clock rising edge to input data valid ³		492		10t _{CLCL} -133	ns
External Cic	ck		l		<u>. </u>	OLOL 12	
снсх	6	High time ³	20	<u> </u>	20	tclcl-tclcx	ns
CLCX	6	Low time ³	20		20	tclcl-tchcx	ns
CLCH	6	Rise time ³		20		20	ns
снсг	6	Fall time ³		20		20	ns

Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.
 These values are characterized but not 100% production tested.

83C654

AC ELECTRICAL CHARACTERISTICS^{1, 2} (24 MHz type)

			24MHz	CLOCK	VARIABL	E CLOCK	-
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	UNIT
1/t _{CLCL}	2	Oscillator frequency			1.2	24	MHz
t _{LHLL}	2	ALE pulse width	43		2t _{CLCL} 40		ns
t _{AVLL}	2	Address valid to ALE low	17		t _{CLCL} -25		ns
t _{LLAX}	2	Address hold after ALE low	17		t _{CLCL} -25		ns
t _{LLIV}	2	ALE low to valid instruction in		102		4t _{CLCL} -65	ns
t _{LLPL}	2	ALE low to PSEN low	17	1	t _{CLCL} -25		ns
t _{PLPH}	2	PSEN pulse width	80		3t _{CLCL} -45		ns
tpLIV	2	PSEN low to valid instruction in		65		3t _{CLCL} 60	ns
tpxix	2	Input instruction hold after PSEN	0	<u> </u>	0		ns
t _{PXIZ}	2	Input instruction float after PSEN		17		t _{CLCL} -25	ns
t _{aviv}	2	Address to valid instruction in		128		5t _{CLCL} -80	ns
† _{PLAZ}	2	PSEN low to address float		10		10	ns
Data Memoi	у				I		
t _{RLRH}	3, 4	RD pulse width	150	<u> </u>	6t _{CLCL} -100		ns
tww	3, 4	WR pulse width	150		6t _{CLCL} -100		ns
taldv	3, 4	RD low to valid data in		118	0202	5t _{CLCL} -90	ns
t _{RHDX}	3, 4	Data hold after RD	0		0	OLUL .	ns
t _{RHDZ}	3, 4	Data float after RD		55		2t _{CLCL} 28	ns
tll.DV	3, 4	ALE low to valid data in		180		8t _{CLCL} -150	ns
t _{AVDV}	3, 4	Address to valid data in		210		9t _{CLCL} -165	ns
t _{LLWL}	3, 4	ALE low to RD or WR low	75	175	3t _{CLCL} -50	3t _{CLCL} +50	ns
† _{AVWL}	3, 4	Address valid to WR low or RD low	92		4t _{CLCL} -75	0101	ns
t _{QVWX}	3, 4	Data valid to WR transition	12		t _{CLCL} -30		ns
t _{DW}	3, 4	Data setup time before WR	162		7t _{CLCL} -130		ns
t _{WHQX}	3, 4	Data hold after WR	17		t _{CLCL} -25		ns
[†] RLAZ	3, 4	RD low to address float		0	0202	0	ns
t _{WHLH}	3, 4	RD or WR high to ALE high	17	67	t _{CLCL} -25	t _{CLCL} +25	ns
Shift Regist	er			·	OLOL -	OLOL	
txLXL	5	Serial port clock cycle time ³	0.5		12t _{CLCL}	<u> </u>	μs
фухн	5	Output data setup to clock rising edge ³	283		10t _{CLCL} -133		ns
txHQX	5	Output data hold after clock rising edge ³	23		2t _{CLCL} -60		ns
t _{XHDX}	5	Input data hold after clock rising edge ³	0		0		ns
txHDV	5	Clock rising edge to input data valid ³	<u> </u>	283		10t _{CLCL} -133	ns
External Clo		·	 l		l	75-010L 100	L
tснсх	6	High time ³	17	<u> </u>	17	tclcl-tclcx	ns
t _{CLCX}	6	Low time ³	17		17	tolor-tohox	ns
t _{CLCH}	6	Rise time ³	- ''	5		5	ns
t _{CHCL}	6	Fall time ³	····	5		5	113

NOTES:

Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.
 These values are characterized but not 100% production tested.

83C654


AC ELECTRICAL CHARACTERISTICS - I2C INTERFACE

SYMBOL	PARAMETER	INPUT	ОИТРИТ
SCL TIMII	NG CHARACTERISTICS	<u>. </u>	
t _{HD} ; STA	START condition hold time	≥ 14 t _{CLCL}	> 4.0µs ¹
tLOW	SCL LOW time	≥ 16 t _{CLCL}	> 4.7μs ¹
t _{HIGH}	SCL HIGH time	≥ 14 t _{CLCL}	> 4.0µs ¹
t _{RC}	SCL rise time	≤ 1μs	_2
t FC	SCL fall time	≤ 0.3μs	< 0.3μs ³
SDA TIMI	NG CHARACTERISTICS		
t _{SU} ; DAT1	Data set-up time	≥ 250ns	> 20 t _{CLCL} t _{RD}
I _{SU} ; DAT2	SDA set-up time (before rep. START cond.)	≥ 250ns	> 1µs¹
t _{SU} ; DAT3	SDA set-up time (before STOP cond.)	≥ 250ns	> 8 t _{CLCL}
HD; DAT	Data hold time	≥ 0ns	> 8 t _{CLCL} - t _{FC}
t _{SU} ; STA	Repeated START set-up time	≥ 14 t _{CLCL}	> 4.7µs¹
t _{SU} ; STO	STOP condition set-up time	≥ 14 t _{CLCL}	> 4.0µs¹
t _{BUF}	Bus free time	≥ 14 t _{CLCL}	> 4.7μs ¹
^t AD	SDA rise time	≤ 1μs	_2
t _{FD}	SDA fall time	≤ 0.3μs	< 0.3μs ³

NOTES:

- At 100 kbit/s. At other bit rates this value is inversely proportional to the bit-rate of 100 kbit/s.
 Determined by the external bus-line capacitance and the external bus-line pull-resistor, this must be < 1μs.
 Spikes on the SDA and SCL lines with a duration of less than 3 t_{CLCL} will be filtered out. Maximum capacitance on bus-lines SDA and SCL = 400pF.
- t_{CLCL} = 1/f_{OSC} = one oscillator clock period at pin XTAL1. For 63ns (42ns) < t_{CLCL} < 285ns (16MHz (24MHz) > f_{OSC} > 3.5MHz) the SI01 interface meets the l²C-bus specification for bit-rates up to 100 kbit/s.

TIMING SIO1 (I²C) INTERFACE



83C654

EXPLANATION OF THE AC SYMBOLS

Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical

status of that signal. The designations are: A - Address C - Clock D - Input data

H - Logic level high 1 - Instruction (program memory contents) L - Logic level low, or ALE


P - PSEN


Q - Output data R - RD signal $\begin{array}{ccc} t & - & \text{Time} \\ V & - & \text{Valid} \end{array}$ W- WR signal


X - No longer a valid logic level Z - Float


Examples: t_{AVLL} = Time for address valid


to ALE low. t_{LLPL} = Time for ALE low to PSEN low.




















83C654







NOTE:

Ports 1.6 and 1.7 should be connected to V_{CC} through resistors of sufficiently high value such that the sink current into these pins does not exceed the I_{OL1} specification.



Purchase of Philips' I²C components conveys a license under the Philips' I²C patent to use the components in the I²C-system provided the system conforms to the I²C specifications defined by Philips.