


LOGIC

LEA300K Embedded Array® 5 Volt ASIC Products Databook

October 1994



This document contains proprietary information of LSI Logic Corporation. The information contained herein is not to be used by or disclosed to third parties without the express written permission of an officer of LSI Logic Corporation.

Document DB04-000048-00, Second Edition (October 1994)

This document describes LSI Logic Corporation's LEA300K Embedded Array[®] ASICs Product and will remain the official reference source for all revisions/releases of this product until rescinded by an update.

Requests for publications should be addressed to:

LSI Logic Corporation
Literature Distribution, M/S D-102
1551 McCarthy Boulevard
Milpitas, CA 95035
Fax: 408.433.8989

LSI Logic Corporation reserves the right to make changes to any products herein at any time without notice. LSI Logic does not assume any responsibility or liability arising out of the application or use of any product described herein, except as expressly agreed to in writing by LSI Logic; nor does the purchase or use of a product from LSI Logic convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual property rights of LSI Logic or third parties.

Copyright © 1992, 1993, 1994 by LSI Logic Corporation. All rights reserved.

TRADEMARK ACKNOWLEDGMENT

LSI Logic logo design, LDS, MDE, Embedded Array, and Modular Design Environment are registered trademarks and C-MDE, CoreWare, and Compacted Array are trademarks of LSI Logic Corporation. Sun Microsystems is a registered trademark of Sun Microsystems, Inc. All other brand and product names may be trademarks of their respective companies.

Preface

This databook is the primary reference for the LEA300K Embedded Array ASICs Product Series.

Audience

This databook is written for logic and system designers who wish to use LSI Logic's 0.6-micron embedded array products to create high-performance designs. It is assumed that users of this manual are familiar with LSI Logic's MDE[®]/C-MDE[™] design systems.

Organization

This book has the following chapters:

- Chapter 1, **LEA300K Embedded Array Product**, describes the general characteristics and capabilities of this product.
- Chapter 2, **LEA300K Internal Macrocells**, describes LEA300K gates, internal buffers, flip-flops, latches and internal clock buffers.
- Chapter 3, **5 V and 3.3 V I/O Macrocells**, describes LEA300K input clock drivers, input buffers, unidirect output buffers, bidirect output buffers, 3-state output buffers, oscillators, commercial output buffers and 3.3 V I/Os.
- Chapter 4, **Logic Functions (Block Synthesis) and Memories (Memory Compiler)**, describes functions and memories generated by Block Synthesis and Memory Compiler.
- Chapter 5, **Macrofunctions**, provides information on available macrofunctions.
- Chapter 6, **System Building Blocks and CoreWare[™] Microprocessors**, lists available system building blocks and CoreWare Microprocessors.

Contents

Chapter 1

LEA300K Embedded Array Product

1.1	Introduction	1-1
1.2	Features of the 0.6-Micron Embedded Array Products	1-1
1.3	Product Family Library Description	1-2
	Cell-Based Layout	1-2
1.4	Overview of LSI Logic Library Options	1-2
	Standard Library	1-3
	5 V, 3.3 V, and Mixed-Voltage Applications	1-3
	C-MDE and Third-Party Design Environments	1-3
1.5	Designing for Test	1-3
1.6	Propagation Delays	1-4
	Interconnect Routing	1-6
	Supply Voltage and Junction Temperature	1-9
	Propagation Delay	1-10
1.7	CHARMS Overview	1-10
1.8	Clocking and Skew Control	1-11
1.9	Phase-Locked Loop Circuit	1-11
1.10	Output Buffer Slew Rate Control	1-12
1.11	Custom Buffers	1-13
	Delay- Compensated Output Buffers	1-13
	NMOS Transceiver Logic (NTL)	1-14
	Differential Input Buffers	1-15
1.12	Packaging Overview	1-15
1.13	Factors Affecting Power and Ground	1-15
	General Requirements for Differential Input Receivers	1-16
	Guidelines for Internal Power and Ground Bus (VDD2/VSS2)	1-16
	Rounding Off for VSS2/VDD2 Calculations	1-17
1.14	Estimating Switching Power Consumption	1-17
1.15	DC Characteristics	1-20
1.16	How to Read a Data Page	1-21

Chapter 2**LEA300K Internal Macrocells**

2.1	Gates	2-1
	Naming Conventions	2-1
	an2	2-Input AND 2-2
	an3	3-Input AND 2-3
	an4	4-Input AND 2-4
	an5	5-Input AND 2-5
	ao1	2-AND into 3-NOR 2-6
	ao2	2 2-ANDs into 2-NOR 2-7
	ao3	2-OR into 3-NAND 2-8
	ao4	2 2-ORs into 2-NAND 2-9
	ao5	Inverting 2-of-3 Majority 2-10
	ao6	2-AND into 2-NOR 2-11
	ao7	2-OR into 2-NAND 2-12
	ao11	3 2-ANDs into 3-NOR 2-13
	ao12	4 2-ORs into 4-NAND 2-14
	d24i	2-to-4 Decoder 2-15
	en	2-Input Exclusive NOR 2-17
	en3	3-Input Exclusive NOR 2-18
	eo	2-Input Exclusive OR 2-20
	eo1	2-AND, 2-NOR into 2-NOR 2-21
	eo3	3-Input Exclusive OR 2-23
	eon1	2-OR, 2-NAND into 2-NAND 2-25
	fa1a	Full Adder 2-27
	ha1	Half Adder 2-29
	mux21h	Non-Inverting Gate MUX 2-31
	mux21i	Inverting Gate MUX 2-33
	mux24p	4-Bit 2-to-1 MUX, Non-Inverting 2-35
	mux31i	3-Bit Inverting MUX 2-36
	mux41	4-Bit Non-Inverting MUX 2-38
	mux51h	Non-Inverting 5-to-1 MUX 2-40
	mux81	8-Bit Non-Inverting MUX 2-42
	nd2	2-Input NAND 2-44
	nd3	3-Input NAND 2-45
	nd4	4-Input NAND 2-46
	nd5	5-Input NAND 2-47
	nd6	6-Input NAND 2-48

nd8	8-Input NAND	2-49
nr2	2-Input NOR	2-50
nr3	3-Input NOR	2-51
nr4	4-Input NOR	2-52
nr5	5-Input NOR	2-53
nr6	6-Input NOR	2-54
nr8	8-Input NOR	2-55
nr16	16-Input NOR	2-56
or2	2-Input OR	2-58
or3	3-Input OR	2-59
or4	4-Input OR	2-60
or5	5-Input OR	2-61
2.2	Internal Buffers	2-63
	Naming Conventions	2-63
	b1a Inverting Power Buffer	2-64
	b2a Inverting Buffer, 2 Parallel IVAPs	2-65
	b3a Power Buffer	2-66
	b2i Inverter into 3 Parallel Inverters	2-67
	b3i 2 Parallel Inverters into 2 Parallel Inverters	2-68
	b4i 4 Parallel Inverters	2-69
	b5i 3 Parallel Inverters	2-70
	bts4 3-State Internal Bus Driver	2-71
	bts4n Internal 3-State Bus Driver with Enable Low	2-72
	bts5 Inverting 3-State Internal Bus Driver	2-73
	bts5n Internal Inverting 3-State Bus Driver with Enable Low	2-74
	buf8a Non-Inverting Buffer, IVP Driving 2 Parallel IVAPs	2-75
	delay1 Internal Buffer with 1 ns Nominal Delay	2-76
	delay2 Internal Buffer with 2 ns Nominal Delay	2-77
	delay3 Internal Buffer with 3 ns Nominal Delay	2-78
	delay4 Internal Buffer with 4 ns Nominal Delay	2-79
	delay5 Internal Buffer with 5 ns Nominal Delay	2-80
	delay10 Internal Buffer with 10 ns Nominal Delay	2-81
	iv Inverter	2-82
	iva Inverter with Parallel P Transistors	2-83
	ivda Inverter into Inverter	2-84
	lclbuf Local Clock Buffer	2-85
2.3	Flip-Flops	2-87
	Naming Conventions	2-87

fd1	D Flip-Flop	2-88
fd1s	D Flip-Flop with Scan	2-90
fd1sl	D Flip-Flop with Enable Scan	2-92
fd1s2	D Flip-Flop with 2 Scan Clock Control	2-94
fd1ss	D Flip-Flop with Scan, Scan Clock, Scan Select	2-97
fd1sso	D Flip-Flop with Scan, Scan Out	2-100
fd1ssl	D Flip-Flop with Synchronous Load, Scan, Scan Out	2-102
fd1sx2	2-Bit Buffered D Flip-Flop with Scan	2-104
fd1x2	2-Bit D Flip-Flop, Buffered	2-106
fd1x4	4-Bit D Flip-Flop, Buffered	2-108
fd1x4l	4-Bit D Flip-Flop, Buffered	2-110
fd2	D Flip-Flop with Clear	2-112
fd2ess	D Flip-Flop with Clear, Clear Enable, Scan, Scan Out	2-114
fd2essl	D Flip-Flop with Clear, Clear Enable, Synchronous Load, Scan, Scan Out	2-117
fd2s	D Flip-Flop with Clear, Scan	2-120
fd2sl	D Flip-Flop with Scan, Synchronous Load, and Clear	2-122
fd2sl2	D Flip-Flop with Clear, Scan, and Load	2-124
fd2ts	D Flip-Flop with Clear and 3-State Output	2-126
fd2x2	2-Bit D Flip-Flop, CD, Buffered	2-128
fd2x4	4-Bit D Flip-Flop, CD, Buffered	2-130
fd2x4l	4-Bit D Flip-Flop, CD, Buffered	2-132
fd3	D Flip-Flop with Clear, Set	2-134
fd3s	D Flip-Flop with Clear, Set, and Scan	2-137
fd3x2	2-Bit D Flip-Flop, CD, SD, Buffered	2-140
fd3x4	4-Bit D Flip-Flop, CD, SD, Buffered	2-142
fd3x4l	4-Bit D Flip-Flop, CD, SD, Buffered	2-144
fd4	D Flip-Flop with Set	2-146
fd4s	D Flip-Flop with Set, Scan	2-148
fd4x2	2-Bit D Flip-Flop, SD, Buffered	2-150
fd4x4	4-Bit D Flip-Flop, SD, Buffered	2-152
fd4x4l	4-Bit D Flip-Flop, SD, Buffered	2-154
fdn1	D Flip-Flop	2-156
fdn2	D Flip-Flop with Clear	2-158
fdn2s	D Flip-Flop with Clear, Scan	2-160
fds2	D Flip-Flop with Synchronous Clear	2-162
fds2l	D Flip-Flop with Synchronous Clear and Load	2-164
fds2sl	D Flip-Flop with Enable, Synchronous Clear and Scan	2-166

fdsr1	D Flip-Flop with Reduced Hold Time	2-168
fdsr2	D Flip-Flop with Reduced Hold Time, Clear Direct	2-169
fdsr3	D Flip-Flop with Reduced Hold Time, Synchronous Clear	2-171
fjk1	JK Flip-Flop	2-173
fjk1s	JK Flip-Flop with Scan	2-175
fjk2	JK Flip-Flop with Clear	2-177
fjk2s	JK Flip-Flop with Clear, Scan	2-179
fjk3	JK Flip-Flop with Clear, Set	2-182
fjk3s	JK Flip-Flop with Clear, Set, and Scan	2-185
ft2	Toggle Flip-Flop with Clear	2-188
ft4	Toggle Flip-Flop with Set	2-190
sfd2	D Flip-Flop with Synchronous Clear	2-192
2.4	Latches	2-195
	Naming Conventions	2-195
ld1	D Latch	2-196
ld1lp	D Latch with Enable, Buffered, Double Drive	2-198
ld1s2	D Latch with 2 Scan Clock Control	2-200
ld1x4	4 LD1 in Parallel with Common Gates	2-203
ld2	D Latch	2-205
ld2lp	D Latch, Active Low with Enable, Buffered, Double Drive	2-207
ld3	D Latch with Clear Direct/Gate Active High	2-209
ld4	D Latch with Clear Direct/Gate Active Low	2-211
lsr0	SR Latch	2-214
lsr1	SR Latch with Clear, Set, Separate Gated Inputs	2-216
lsr2	SR Latch with Clear, Set, Common Gated Inputs	2-218
lsr2buf	SR Latch with Clear, Set, Common Gated Input	2-220
sld3	D Latch with Synchronous Clear	2-222
sld4	D Latch with Active Low Gate and Synchronous Clear	2-225
sr1c1	D Latch into D Latch with Scan Input	2-228
2.5	Internal Clock Buffers	2-233
	Naming Conventions	2-233
clkc	Internal Clock Buffer	2-234
clkt	Internal Clock Buffer	2-236

Chapter 3**5 V and 3.3 V I/O Macrocells**

3.1	Introduction	3-1
3.2	Power Dissipation	3-2
3.3	Power Ring Structures and Power Rules	3-2
3.4	Organization	3-4
3.5	Input Clock Drivers	3-4
	Naming Conventions	3-4
	ddrv Direct Input Clock Driver	3-5
	drvc Clock Driver with CMOS Input	3-6
	drvsc Clock Driver with CMOS Schmitt Trigger Input	3-8
	drvt Clock Driver with TTL Input	3-10
3.6	Input Buffers	3-13
	Naming Conventions	3-13
	ibuf CMOS Input Buffer	3-14
	ibufn Inverted CMOS Input Buffer	3-15
	schmitc Schmitt Trigger Input Buffer	3-16
	schmittcn Inverted Schmitt Trigger Input Buffer	3-17
	schmitt Input Pad with TTL-Level Schmitt Trigger	3-18
	schmittn Input Pad with Inverting TTL-Level Schmitt Trigger	3-19
	tlicht TTL Input Buffer	3-20
	tlchn Inverted TTL Input Buffer	3-21
	icptnu Input Pad with Buffer for TN Input	3-22
3.7	Unidirect Output Buffers	3-23
	Naming Conventions	3-23
	Converting Delays from CMOS to TTL	3-23
	b1/b2 1 mA/2 mA Unidirect Output Buffer	3-24
	b4 4 mA Unidirect Output Buffer	3-25
	b6 6 mA Unidirect Output Buffer	3-26
	b8 8 mA Unidirect Output Buffer	3-27
	b12 12 mA Unidirect Output Buffer	3-28
3.8	Bidirect Output Buffers	3-29
	Naming Conventions	3-29
	Converting Delays from CMOS to TTL	3-30
	Calculating Input Delays	3-30
	Bidirect Output Buffer Logic Symbols	3-30
	Bidirect Output Buffer Schematics	3-31
	bd1 1 mA Bidirect Output Buffer	3-33

bd2	2 mA Bidirect Output Buffer	3-34
bd4	4 mA Bidirect Output Buffer	3-35
bd6	6 mA Bidirect Output Buffer	3-37
bd8	8 mA Bidirect Output Buffer	3-39
bd12	12 mA Bidirect Output Buffer	3-41
3.9	3-State Output Buffers	3-43
	Naming Conventions	3-43
	Converting Delays from CMOS to TTL	3-43
	3-State Output Buffer Logic Symbols	3-44
	3-State Output Buffer Schematics	3-45
bt1	1 mA 3-State Output Buffer	3-46
bt2	2 mA 3-State Output Buffer	3-47
bt4	4 mA 3-State Output Buffer	3-48
bt6	6 mA 3-State Output Buffer	3-50
bt8	8 mA 3-State Output Buffer	3-52
bt12	12 mA 3-State Output Buffer	3-54
3.10	Oscillators	3-57
	oscim Oscillator with Enable	3-58
3.11	Commercial Output Buffers	3-61
	Naming Conventions	3-61
b24a	24 mA Unidirect Output Buffer	3-62
bd24a	24 mA Bidirect Output Buffer	3-63
bt24a	24 mA 3-State Output Buffer	3-66
3.12	3.3 V I/Os	3-69
b11/b21	1 mA/2 mA 3.3 V Unidirect Output Buffer	3-70
b41	4 mA 3.3 V Unidirect Output Buffer	3-71
b61	6 mA 3.3 V Unidirect Output Buffer	3-72
b81	8 mA 3.3 V Unidirect Output Buffer	3-73
b121	12 mA 3.3 V Unidirect Output Buffer	3-74
bd11	1 mA 3.3 V Bidirect Output Buffer	3-76
bd21	2 mA 3.3 V Bidirect Output Buffer	3-77
bd41	4 mA 3.3 V Bidirect Output Buffer	3-78
bd61	6 mA 3.3 V Bidirect Output Buffer	3-80
bd81	8 mA 3.3 V Bidirect Output Buffer	3-82
bd121	12 mA 3.3 V Bidirect Output Buffer	3-84
bt11	1 mA 3.3 V 3-State Output Buffer	3-87
bt21	2 mA 3.3 V 3-State Output Buffer	3-88
bt41	4 mA 3.3 V 3-State Output Buffer	3-89

bt6l	6 mA 3.3 V 3-State Output Buffer	3-91
bt8l	8 mA 3.3 V 3-State Output Buffer	3-93
bt12l	12 mA 3.3 V 3-State Output Buffer	3-95

Chapter 4	Logic Functions (Block Synthesis) and Memories (Memory Compiler)	
4.1	Logic Functions Available Through Block Synthesis	4-1
4.2	Memories Available Through Memory Compiler	4-4

Chapter 5	Macrofunctions
------------------	-----------------------

Chapter 6	System Building Blocks and CoreWare™ Microprocessors	
6.1	Industry Standard Peripheral Megafunctions	6-2
6.2	Industry Standard Microcontrollers	6-3
6.3	Arithmetic Elements	6-4
6.4	CoreWare Microprocessors	6-8

Figures	1.1 Propagation Delays as a Function of Junction Temperature and Supply Voltage	1-9
	1.2 Multi-Driver NTL Backplane Operation	1-14
	1.3 Data Page for an2, a 2-Input AND	1-23
	3.1 Internal Power and Ground Ring Structure Using 5 V Power Supply for 5 V Outputs	3-3
	3.2 Internal Power and Ground Ring Structure Using 3.3 V Power Supply for 3.3 V Outputs	3-3

Tables	1.1 Propagation Delay Symbols	1-5
	1.2 K_p , K_V , and K_T Derating Factors	1-6
	1.3 Equivalent Standard Load Matrix for 2-Layer Metal Interconnect	1-7
	1.4 Equivalent Standard Load Matrix for 3-Layer Metal Interconnect	1-8
	1.5 Minimum Rise/Fall Time and Maximum Interconnection Lengths for Output Buffers	1-12
	1.6 DC Characteristics	1-20
	2.1 Internal Clock Buffer Naming Conventions	2-233
	3.1 Input Clock Driver Naming Conventions	3-4
	3.2 Input Buffer Naming Conventions	3-13
	3.3 Unidirect Output Buffer Naming Conventions	3-23

3.4	Bidirect Output Buffer Naming Conventions	3-29
3.5	3-State Output Buffer Naming Conventions	3-43
3.6	Commercial Output Buffer Naming Conventions	3-61
4.1	Block Synthesis-Generated Logic Functions	4-1
4.2	Memory Compiler-Generated Array-Based Megacells	4-4
4.3	Memory Compiler-Generated Cell-Based Megacells	4-5
6.1	Industry Standard Peripheral Megafunctions	6-2
6.2	Industry Standard Microcontrollers	6-3
6.3	Arithmetic Logic Units	6-4
6.4	Adders	6-5
6.5	Comparators	6-5
6.6	Divider Circuit	6-5
6.7	Mixed-Mode Multipliers	6-6
6.8	Mixed-Mode Multiplier Accumulators (MACS)	6-6
6.9	Two's-Complement Multipliers	6-7
6.10	Two's-Complement Multiplier-Accumulators	6-7
6.11	Special Purpose Multipliers	6-7
6.12	Shifter Circuits	6-8
6.13	CoreWare Building Blocks	6-9

Chapter 1

LEA300K Embedded Array ASICs Product

1.1 Introduction

This databook contains design information for the 0.6-micron Embedded Array product. These products are designed using the LEA300K Embedded Array ASICs product family libraries. This databook also contains performance information for each of the libraries' internal macrocells (Chapter 2). The timing data given on the macrocell's data page are calculated using LSI Logic's modeling enhancement software tool called CHARMS (CHARacterization and Modeling System), which calculates delay values that closely match actual silicon performance.

The remaining chapters of this databook provide information on the following system building blocks:

- 5 V and 3.3 V I/O Macrocells (Chapter 3)
- Logic Functions (Block Synthesis) and Memories (Memory Compiler) (Chapter 4)
- Macrofunctions (Chapter 5)
- System Building Blocks (Megafunctions) and CoreWare Microprocessors (Chapter 6)

1.2 Features of the 0.6-Micron Embedded Array Products

The 0.6-micron Embedded Array products have the following features:

- a 0.6-micron drawn gate length (0.45-micron effective channel length) HCMOS process technology
- functional equivalence to LSI Logic's 1.0- and 0.7-micron array-based products
- compatibility with LCA300K Gate Array Series and LCB300K Cell-Based ASICs product family library
- up to 600,000 usable gates complexity and user-defined memory capable of up to 512 Kbits of SRAM and 3 Mbits of ROM

- 2- or 3-layer metal interconnect options
- variable die size

In addition, the product family libraries used in the 0.6-micron Embedded Array products provide architectural solutions for system designs by including complex industry standard megafunctions. The integration of these functions raises reliability by reducing system component count and increases performance by reducing the use of PC board and package interconnect.

The product family libraries offer I/O pad counts of up to 888 (depending on the number of required power pins). Unidirectional, bidirectional, and 3-state output buffers are available with design-specific options for pull-up or pull-down resistors, variable drive strengths, and slew rate control. Pseudo ECL I/O buffers provide a low voltage swing interface without the cost and power penalties of ECL, and NTL (NMOS transceiver logic) I/O buffers reduce noise while switching at data rates of up to 155 MHz. Both 5 V and 3.3 V I/O buffers are available to enable flexibility in designing low power systems.

**1.3
Product Family
Library
Description**

This section describes the LEA300K/LEA310K Embedded Array ASICs. LEA300K has 2-layer metal interconnect; LEA310K has 3-layer metal interconnect.

**Cell-Based
Layout**

The LEA300K Embedded Array ASICs combine the quick turnaround time of array-based designs with the density and performance of cell-based designs. The Embedded Array technology allows the user to “embed” a cell-based “core” within LCA300K gate array logic. This core can be user-designed, or it can be an LSI Logic-designed RAM, ROM, or megacell (which includes microprocessors).

**1.4
Overview of LSI
Logic Library
Options**

LSI Logic has developed libraries to meet a wide range of design needs:

- Standard Library
- 5 V, 3.3 V, and Mixed-Voltage Applications
- C-MDE and Third-Party Design Environments

Standard Library The macrocells contained in this book comprise the LEA300K standard library. The majority of these macrocells are characterized up to 64 standard loads; however, this library also contains cells characterized for 16 and 256 standard loads. Because these cells are characterized using CHARMS (which is described in Section 1.7 below), LSI Logic is able to calculate delay values that accurately match silicon performance at both chip and system levels.

5 V, 3.3 V, and Mixed-Voltage Applications The standard library's macrocells and I/O buffers are available for 5 V and 3.3 V power supply levels. The 3.3 V option offers lower power dissipation, interface compatibility with 3.3 V buses and components, fewer design constraints on the number of simultaneously switching output buffers, and less ground-bounce noise. Refer to Chapter 3 for more information about 3.3 V design.

C-MDE and Third-Party Design Environments LSI Logic offers its libraries for use with its C-MDE design system. In addition it offers reconfigured versions of the standard library that are compatible with third-party design tools. Contact your applications engineer for information on available libraries.

1.5 Designing for Test

LSI Logic provides the design engineer with the following test tools:

- Test Builder for internal scan testing (fully compliant with IEEE 1149.1 methodology)

Test Builder is an advanced scan design environment that reduces time-to-market for ASIC-based systems. Scan Chain Synthesis achieves predictable test results by automatically inserting the most optimized scan path. Scan ATPG improves the quality of test vectors by achieving over 99 percent stuck-at-fault coverage. High fault coverage will raise the end user's confidence in IC quality and minimize the expenses of field failures. Test Builder supports edge-sensitive and level-sensitive scan methodologies, including testing of RAMs, ROMs, and megafunctions.

- Automatic JTAG Builder for inserting test access port and boundary-scan architecture (IEEE 1149.1 standard)

Automatic JTAG Builder inserts and interconnects JTAG logic to system logic. It also automatically generates the BSDL description of the

boundary scan circuit, as well as a full set of test vectors for boundary scan logic. High fault coverage at the system level using boundary scan will raise the end user's confidence in product quality and minimize the expenses of field failures.

Automatic JTAG Builder supports mandatory instructions (such as BYPASS, SAMPLE/PRELOAD, and EXTEST) as well as optional instructions (such as RUNBIST, INTEST, CLAMP, HIGHZ, and other user-defined instructions). This tool supports LSI Logic's boundary scan cells or user-defined cells, and I/O buffers with built-in multiplexer for reducing delays due to boundary scan cells.

- Accelerated fault simulation

Accelerated fault simulation is fully integrated into the C-MDE simulation environment using the XP family of Zycad hardware accelerators at LSI Logic's design centers. This family can simulate a design of 1,000,000 gates, allowing a user to concurrently run thousands of faults per pass, thus performing fault simulation in days rather than months using a serial algorithm. LSI Logic provides statistical as well as deterministic fault simulation for end users.

Contact your applications engineer for more information about test methodology and tools.

1.6 Propagation Delays

Propagation delays are primarily determined by cell drive capability and loading, which consists of cell input capacitances and wiring. However, for a reliable operation of a chip in a system environment, a designer should also take into account the following three critical variables that affect the delays in an integrated circuit: 1) process variation, 2) supply voltage, and 3) on-chip junction temperature, where junction temperature is calculated using chip power dissipation and thermal resistance to the ambient temperature of the package being used.

Process variation is introduced because of the limitations of manufacturing equipment and processes. Hence this variation could change the physical dimensions of some critical parameters—such as gate oxide, gate length, etc.— which consequently affect the electrical characteristics of devices, either increasing or slowing performance as compared to that for a nominal condition.

Voltage and temperature variables are introduced because of the system environment. Increase in voltage reduces the propagation delay, whereas

increase in temperature increases the propagation delay. Three environments are accepted as standard in the industry: commercial, industrial, and military.

Because of the unknown process variation and a need for designing chips in a wide range of voltage and temperature environments, designers must simulate their designs under all three conditions: nominal, worst-case, and best-case.

The following sections discuss these factors and give equations for computing best- and worst-case propagation delays.

Table 1.1 defines the symbols used in propagation delay calculations.

Table 1.1
Propagation Delay
Symbols

<i>Symbol</i>	<i>Definition</i>
K_{pmin}	Minimum processing factor
K_{pmax}	Maximum processing factor
K_{Twc}	Worst-case temperature factor
K_{Tbc}	Best-case temperature factor
K_{Vbc}	Best-case voltage factor
K_{Vwc}	Worst-case voltage factor
K_{bc}	Best-case factor
K_{wc}	Worst-case factor
T_j	Junction temperature
t_{max}	Maximum time
t_{min}	Minimum time
t_{nom}	Nominal time
t_{pLH}	Propagation delay from low to high
t_{pHL}	Propagation delay from high to low
V_{DD}	Supply voltage

Table 1.2 shows the delay derating factors for process (K_p), voltage (K_V), and temperature (K_T).

Table 1.2
 K_p , K_V and K_T
 Derating Factors

<i>Environment</i>	<i>Commercial</i>			<i>Industrial</i>			<i>Military</i>		
	K_p	K_V	K_T	K_p	K_V	K_T	K_p	K_V	K_T
Best-Case	0.70	0.94	0.94	0.70	0.94	0.83	0.70	0.87	0.79
Nominal	1	1	1	1	1	1	1	1	1
Worst-Case	1.4	1.07	1.12	1.4	1.07	1.15	1.4	1.13	1.26

**Interconnect
 Routing**

The wire lengths used between different-sized blocks of logic affect propagation delay. The matrixes in Table 1.3 and Table 1.4 show the equivalent standard load values for different sizes of block areas using 2-layer and 3-layer metal interconnect, respectively. Wire loading for 3-layer metal is generally lower than for 2-layer metal (for a given fanout and block size) because of shorter statistical wirelengths as well as lower average unit capacitance. These values are based on relative capacitive loading and are used in wire length estimates.

In these tables, the following parameters are used:

- The Size column (at left) shows the dimensions of the physical block in mm.
- The fanout values (F.O.) (at the top of the matrix) represent fanout (the number of pins on a net minus 1).
- The numbers in the Slope column (at right) represent the linear ratio of the standard load value over the value of F.O.
- The intercept value, which is the intrinsic standard load of the cell (the loading without considering the loading that would be added by wire) is always 0. It equals the y-axis intercept of the fanout curve vs. the standard load.
- The values in the body of the matrix, for each block size and F.O. value, are the number of equivalent standard loads of the wire length used within the given block size.

Table 1.3
Equivalent Standard Load Matrix for
2-Layer Metal Interconnect

Size of die (mm)	Fanouts (F.O.—number of equivalent standard loads)											Slope ¹
	1	2	3	4	5	6	7	8	16	32	64	
0.5x0.5	0.78	1.55	2.33	3.10	3.88	4.65	5.43	6.20	12.40	24.81	49.61	0.775
1.0x1.0	0.82	1.63	2.45	3.26	4.08	4.89	5.71	6.52	13.04	26.08	52.17	0.815
2.0x2.0	0.89	1.79	2.68	3.58	4.47	5.37	6.26	7.16	14.32	28.64	57.27	0.895
3.0x3.0	0.97	1.95	2.92	3.90	4.87	5.85	6.82	7.80	15.59	31.19	62.38	0.975
4.0x4.0	1.05	2.11	3.16	4.22	5.27	6.33	7.38	8.44	16.87	33.74	67.48	1.054
5.0x5.0	1.13	2.27	3.40	4.54	5.67	6.81	7.94	9.07	18.15	36.29	72.59	1.134
6.0x6.0	1.21	2.43	3.64	4.86	6.07	7.28	8.50	9.71	19.42	38.85	77.70	1.214
7.0x7.0	1.29	2.59	3.88	5.18	6.47	7.76	9.06	10.35	20.70	41.40	82.80	1.294
8.0x8.0	1.37	2.75	4.12	5.49	6.87	8.24	9.61	10.99	21.98	43.95	87.91	1.374
9.0x9.0	1.45	2.91	4.36	5.81	7.27	8.72	10.17	11.63	23.25	46.51	93.01	1.453
10.0x10.0	1.53	3.07	4.60	6.13	7.67	9.20	10.73	12.26	24.53	49.06	98.12	1.533
11.0x11.0	1.61	3.23	4.84	6.45	8.06	9.68	11.29	12.90	25.81	51.61	103.22	1.613
12.0x12.0	1.69	3.39	5.08	6.77	8.46	10.16	11.85	13.54	27.08	54.16	108.33	1.693
13.0x13.0	1.77	3.54	5.32	7.09	8.86	10.63	12.41	14.18	28.36	56.72	113.44	1.772
14.0x14.0	1.85	3.70	5.56	7.41	9.26	11.11	12.97	14.82	29.64	59.27	118.54	1.852
15.0x15.0	1.93	3.86	5.80	7.73	9.66	11.59	13.52	15.46	30.91	61.82	123.65	1.932

1. Intercept = 0.

5304804 0016972 665

Table 1.4
Equivalent Standard Load Matrix for
3-Layer Metal Interconnect

Size of die (mm)	Fanouts (F.O.—number of equivalent standard loads)											Slope ¹
	1	2	3	4	5	6	7	8	16	32	64	
0.5x0.5	0.75	1.50	2.25	3.00	3.76	4.51	5.26	6.01	12.02	24.04	48.08	0.751
1.0x1.0	0.79	1.58	2.37	3.16	3.95	4.74	5.53	6.32	12.64	25.28	50.55	0.790
2.0x2.0	0.87	1.73	2.60	3.47	4.34	5.20	6.07	6.94	13.87	27.75	55.50	0.867
3.0x3.0	0.94	1.89	2.83	3.78	4.72	5.67	6.61	7.56	15.11	30.22	60.45	0.944
4.0x4.0	1.02	2.04	3.07	4.09	5.11	6.13	7.15	8.17	16.35	32.70	65.39	1.022
5.0x5.0	1.10	2.20	3.30	4.40	5.50	6.59	7.69	8.79	17.59	35.17	70.34	1.099
6.0x6.0	1.18	2.35	3.53	4.71	5.88	7.06	8.23	9.41	18.82	37.64	75.29	1.176
7.0x7.0	1.25	2.51	3.76	5.01	6.27	7.52	8.78	10.03	20.06	40.12	80.24	1.254
8.0x8.0	1.33	2.66	3.99	5.32	6.65	7.99	9.32	10.65	21.30	42.59	85.18	1.331
9.0x9.0	1.41	2.82	4.22	5.63	7.04	8.45	9.86	11.27	22.53	45.07	90.13	1.408
10.0x10.0	1.49	2.97	4.46	5.94	7.43	8.91	10.40	11.88	23.77	47.54	95.08	1.486
11.0x11.0	1.56	3.13	4.69	6.25	7.81	9.38	10.94	12.50	25.01	50.01	100.03	1.563
12.0x12.0	1.64	3.28	4.92	6.56	8.20	9.84	11.48	13.12	26.24	52.49	104.97	1.640
13.0x13.0	1.72	3.44	5.15	6.87	8.59	10.31	12.02	13.74	27.48	54.96	109.92	1.718
14.0x14.0	1.79	3.59	5.38	7.18	8.97	10.77	12.56	14.36	28.72	57.43	114.87	1.795
15.0x15.0	1.87	3.74	5.62	7.49	9.36	11.23	13.10	14.98	29.95	59.91	119.82	1.872

1. Intercept = 0.

Use the following equation to interpolate for load conditions other than those provided in the matrixes:

$$\# \text{ equivalent standard loads} = \# \text{ fanouts} \times \text{slope} + \text{intercept}$$

Supply Voltage and Junction Temperature

Figure 1.1 shows propagation delay variation in two ways:



- K_T , which shows the delay variation as a function of on-chip junction temperature (T_j)

Junction temperature (the temperature of the die inside the package) is calculated using chip power dissipation and the thermal resistance to the ambient temperature (θ_{ja}) of the package being used. Contact your LSI Logic applications engineer for more information on package thermal performance.

- K_V , which shows the delay variation as a function of supply voltage (V_{DD})

LSI Logic allows for a +40% and -30% variance attributed to all factors, including process ($K_{pmin} = 0.7$, $K_{pmax} = 1.4$).

Figure 1.1
Propagation Delays as a Function of
Junction Temperature and Supply
Voltage



5304804 0016974 438

Propagation Delay

Worst-case propagation delay can be calculated as follows:

$$t_{max} = K_{pmax} \times K_{Twc} \times K_{Vwc} \times t_{nom} = K_{wc} \times t_{nom}$$

where:

$$K_{pmax} = 1.4$$

Best-case propagation delay can be calculated as follows:

$$t_{min} = K_{pmin} \times K_{Tbc} \times K_{Vbc} \times t_{nom} = K_{bc} \times t_{nom}$$

where:

$$K_{pmin} = 0.7$$

1.7 CHARMS Overview

LSI Logic is dedicated to achieving a closer coupling between predicted system timing delay parameters and actual silicon performance. Therefore the cells in the 300K libraries have been modeled using a new engineering software tool that brings circuit simulation accuracy to the delay prediction environment.

This tool, called CHARMS (CHARacterization and Modeling System), provides the following functions:

- extraction of circuit simulator timing information from key parameters (output loading and input ramp time)
- recognition of the effects of switching threshold on timing information
- characterization of cell delays with output loading, input ramp time, and switching-threshold information

Key benefits of CHARMS include 1) the availability of independent characterization variables to account for variation in output loading and input ramp time, and 2) the ability to account for the effect of switching threshold on cell-to-cell delay. Because of these benefits, LSI Logic is able to calculate delay values that more accurately match silicon performance at both chip and system levels.

For more information, refer to the application note "Designing with a CHARMS-Enhanced Library," or contact your applications engineer.

1.8 Clocking and Skew Control

Clocking is one of the most important considerations for the high-speed digital design system. The clock frequency determines the maximum rate of data processing and data transmission. Maximum clock frequency is limited by clock skew, flip-flop setup time, flip-flop delay time, and the delay time of the logic block between any two flip-flop elements.

In advanced integrated circuit designs, clock skew is caused by different interconnection delays due to local buffers and unequal lengths of local interconnect wire. To minimize clock skew in ASICs, LSI Logic has introduced the use of the Phase-Locked Loop circuit (discussed below) and the Balanced Clock-Tree Compiler.

The Balanced Clock-Tree Compiler is based on a multi-level clock distribution scheme that improves ASIC performance by minimizing the clock skew, reducing total clock delay, improving rise and fall times, and reducing silicon area usage by the clock circuitry. For more information about the use of Balanced Clock-Tree Compiler, see the application note "Clock Distribution Schemes for 300K Technologies" and contact your applications engineer.

1.9 Phase-Locked Loop Circuit

A Phase-Locked Loop (PLL) consists of a phase detector, loop filter, and voltage-controlled oscillator (V_{CO}). The PLL synchronizes the on-chip clock with the system clock in both frequency and phase. LSI Logic can, upon request, put its PLL circuitry into a design. The advantages of adding PLL circuitry are:

- the minimizing of the effect of clocking skew at system level caused by variations in the process temperature, power supply, interconnects, and routing
- frequency synthesis, which uses the system clock as a base frequency to generate higher frequencies for the internal logic

Contact your applications engineer for more information about phase-locked loop circuits.

■ 5304804 0016976 200 ■

1.10 Output Buffer Slew Rate Control

LSI Logic offers the option of slew rate control on output buffers. Using slew rate control allows longer interconnections on a PC board.

The fast rise and fall times of CMOS output buffers can cause system noise and signal overshoot. When a buffer is driving an unterminated line, the maximum allowable length of the line can be determined from the rise or fall time of the output buffer and the round-trip delay of the line. Long transmission lines degrade system performance because of reflections and ringing.

The user can slow down the output edge rate, thereby allowing the use of a longer line, by controlling slew rate. Two slew rates are provided for each type of output buffer (except b1 and b2). Moderate slew rate is designated by the suffix *rp* in the buffer's name; minimum slew rate is designated by the suffix *r*. The selected slew rate depends on design requirements.

A b4 unidirect output buffer (with a 4 mA output drive strength) has a typical delay of 1.3 ns when loaded with 15 pF. A b4_r unidirect output buffer (with minimum slew rate) has a typical delay of 2.5 ns. For a typical line delay of 0.055 ns/cm, the maximum allowable length of the signal trace is 11.8 cm for the b4 and 22.7 cm for the b4_r.

Table 1.5 shows the minimum rise/fall time in nanoseconds and the maximum interconnection lengths in centimeters for unidirect output buffers with varying slew rates. Longer interconnections will degrade system performance.

Table 1.5
*Minimum Rise/Fall
Time and Maximum
Interconnection
Lengths for Output
Buffers*

<i>Output Buffers</i>	<i>Min Rise/Fall Time t(ns)¹</i>	<i>Maximum Interconnection Lengths (cm) = t(ns) / 0.055 (ns/cm) / 2</i>
b1	3.80	34.5
b2	2.60	23.6
b4	1.30	11.8
b4 _{rp}	1.60	14.5
b4 _r	2.50	22.7
b6	1.00	9.1
b6 _{rp}	1.20	10.9
b6 _r	2.00	18.2
b8	0.92	8.4
b8 _{rp}	1.10	10.0

Table 1.5 (Cont.)
Minimum Rise/Fall
Time and Maximum
Interconnection
Lengths for Output
Buffers

Output Buffers	Min Rise/Fall Time $t(ns)^1$	Maximum Interconnection Lengths $(cm) = t(ns) / 0.055 (ns/cm) / 2$
b8r	1.40	12.7
b12	0.88	8.0
b12rp	1.10	10.0
b12r	1.20	10.9
b24a	0.88	8.0
b24rpa	1.10	10.0
b24ra	1.20	10.9

1. 15 pF loading under nominal conditions.

1.11 Custom Buffers

The standard library's buffers may not provide the flexibility necessary to handle the design problems associated with high-performance system designs. To aid in the design process, LSI Logic has developed the following types of custom buffers:

- Delay-Compensated Output Buffers
- NMOS Transceiver Logic (NTL)
- Differential Input Buffers

Contact your applications engineer for information on obtaining the buffers above or for information on using Pseudo ECL (PECL) in an LEA300K design. Currently PECL is available only in LCB300K.

Delay- Compensated Output Buffers

System performance can be improved if the buffer delay variance that results from changes in process, temperature, and supply voltage is reduced. The standard 300K output buffer is designed to accommodate delay compensation. Delay compensation is achieved by actively adjusting the output transistor's drive based on process strength and environmental conditions. When this procedure is used, total delay derating for outputs is reduced from 0.64 ns best-case commercial and 1.67 ns worst-case commercial to 0.70 ns best-case commercial and 1.30 ns worst-case commercial.

Control circuitry is used to activate the delay compensated outputs. Approximately 300 standard core logic gates are used to implement the control circuit. A counter, which is customized for each system clock frequency, is also used. The system clock represents a known "standard"

■ 5304804 0016978 083 ■

value, which is then compared against an internal delay circuit. The delay value of the internal circuit is dependent upon supply voltage, temperature, and process. The output buffer drive is adjusted based on the outcome of this comparison.


**NMOS
Transceiver Logic
(NTL)**

In typical high-performance system designs, conventional CMOS interfaces suffer from overshoot and ringing. CMOS I/Os above 40-50 MHz require careful design and simulation.

NTL is a user-definable, low-voltage swing interface that employs a matched impedance transmission line environment similar to that of ECL. NTL enables high-speed and low-power chip-to-chip communication in excess of 155 Mbits per second. NTL also allows for direct driving of backplanes from the ASIC.

NTL uses an open drain output configuration for line driving. In single-driver applications, the transmission line is terminated at the receiver. When multiple drivers are tied to the same transmission line, the line is terminated at both ends to prevent reflections, as shown in Figure 1.2. NTL can be configured for single-end or differential operations.

*Figure 1.2
Multi-Driver NTL
Backplane Operation*



NTL provides an option for GTL—which is co-developed by Xerox, Sun Microsystems, and LSI Logic and is a specific implementation of NTL. GTL typically uses a 1.2 V termination voltage and provides an approximate 800 mV output swing. $V_{ol_{max}}$ is specified at 0.4 V and $V_{oh_{min}}$ is specified at VT or 1.2 V.

Differential Input Buffers

LSI Logic's differential input buffers are used to accept signals from a variety of high-performance interface technologies, including PECL and GTL/NTL. When provided with a reference voltage, the input buffer operates in the single-end mode. The buffer is capable of accepting signal swings down to $V_{ref} \pm 100$ mV.

1.12 Packaging Overview

LSI Logic offers the following industry-standard and custom plastic and ceramic packages for the LEA300K product family library: Dual In-Line Packages, Leaded and Leadless Chip Carriers, Pin Grid Arrays, Plastic Ball Grid Arrays, Quad Flat Packs, Chip-On-Tape, Metal Quad Flat Packs, and Thin Quad Flat Packs.

Refer to LSI Logic's *Package Selector Guide* for a complete description of package data and characteristics. The guide provides electrical and thermal information, mechanical drawings and dimensions of the package, and external pin to internal die cavity pad mapping for each available package. To aid in board layout, detailed drawings of specific packages are available upon request.

1.13 Factors Affecting Power and Ground

This section describes the rules that govern the use of power and ground buses for the LEA300K product.

Types of power and ground buses are listed below:

- Primary power and ground buses
 - V_{DD} , a power bus for output/bidirectional drivers and clock buffers
 - V_{SS} , a ground bus for output/bidirectional drivers and clock buffers
 - V_{DD4} , a power bus for I/O cells whose supply voltage is other than that of the core logic
- Internal logic ground, and input receiver power and ground buses
 - V_{DD2} , a power bus for internal logic and input receivers
 - V_{SS2} , a ground bus for internal logic and input receivers

5304804 0016980 731

Each design must be evaluated to determine the required number and location of power and ground pads. The total number of power and ground pads a design requires (V_{SS}/V_{DD} and V_{SS2}/V_{DD2}) is a function of:

- for V_{SS}/V_{DD}
 - the number, types, and locations of output/bidirectional drivers and clock drivers
 - package inductance (Single-layer packages require more pad pairs.)
 - the total load capacitance
 - the number of simultaneously switching outputs (SSO) in the design
- **Note:** Please refer to the application note “SSO and V_{DD}/V_{SS} Rules for 300K Technologies” or contact your local applications engineer.
- for V_{SS2}/V_{DD2}
 - gate utilization, percentage of simultaneously switching internal gates, and operating frequency
 - number and location of differential input buffers (see below)
 - memories

General Requirements for Differential Input Receivers

Differential input receivers draw static current. Each 36 differential input receivers require one pair of V_{DD2}/V_{SS2} pads.

Guidelines for Internal Power and Ground Bus (V_{DD2}/V_{SS2})

V_{DD2}/V_{SS2} provide a power/ground bus for the design's internal logic. The size and operating characteristics of the internal logic array determines V_{DD2}/V_{SS2} pad requirements.

Unlike other V_{DD}/V_{SS} pad pairs, V_{DD2}/V_{SS2} pad requirements must be calculated for each side of the die.

Follow these guidelines for calculating the required total number of V_{DD2}/V_{SS2} pads for the die:

- The total number of V_{DD2}/V_{SS2} pads required in any design is determined by the quantity and speed of internal switching gates. Use the

■ 5304804 0016981 678 ■

following equation to calculate the required number of V_{DD2}/V_{SS2} pads for each side:

$$\text{number of } V_{DD2}/V_{SS2} \text{ pads/side} = \frac{G_U \times P_{GS} \times S_P \times 1.6e^{-5}}{4}$$

where:

G_U is the number of used gates.

P_{GS} is the percent of gates switched.

S_P is the operating frequency in MHz.

- **Note:** At least one V_{SS2}/V_{DD2} pad pair must be used; however, it is recommended that each design use at least one V_{SS2}/V_{DD2} pad pair per side.

Rounding Off for V_{SS2}/V_{DD2} Calculations

Use the following rule to round off calculations for the required number of V_{SS2}/V_{DD2} pad pairs. If a power or ground calculation results in a number that is not an integer, then round off according to the following rules:

- If the calculated fraction is < 0.1 , round off to the nearest integer. For example, if $n = 3.1$, use 3 pads.
- If the calculated fraction is > 0.1 , round off to the next higher integer. For example, if $n = 3.2$, use 4 pads.

1.14 Estimating Switching Power Consumption

Before selecting a package, it is important to estimate the switching power consumption of the die accurately. For example, an inverter switches from output 0 to output 1, but before the switching occurs, the NMOS transistor is on and the PMOS transistor is off. When the input switches from 1 to 0, a short period of time exists when both transistors are turned on—which means that the dc current path from power to ground is not included in the switching power estimation. The switching power occurs when the NMOS transistor is turned off, the PMOS transistor is turned on, and the current from the PMOS transistor charges up the external capacitive load. This switching power is described by the following equation:

$$P = \left(\frac{1}{2} \right) \times C \times V^2 \times f$$

■ 5304804 0016982 504 ■

where:

- P** is the ac switching power.
- C** is the capacitive load.
- V** is the voltage change of the capacitive load.
- f** is the operating frequency.

When calculating capacitive load, you must take into account the input capacitive load and the wiring capacitive load. In submicron technologies, wire capacitance makes up a significant percentage of the total load.

Use the form on the following page to estimate switching power consumption of the die. The form assumes the following:

- Most gates inside the die switch one gate every three to five clock cycles. A gate, in this case, is defined as a two-input NAND gate with four transistors.
- The average driver inside a macrocell drives 1.5 standard loads.
- The value for average pins per net is 3.2.
- The average wire length is 0.5 mm.
- The average flip-flop of a macrocell has ten gates. The equation to calculate a flip-flop's power uses three types of drivers: clock, datapath, and output.
- Macrocells that are not flip-flops are assumed to have one output cell.

5304804 0016983 440

Estimating Switching Power Consumption Form

Basic Switching Power Equation: $P = fCV^2(1/2)$

Data Needed:

G = Total Number of Gates _____

A = Total Number of Macrocells _____

P = Total Number of Flip-Flops _____

S = Percentage of Flip-Flops on System Clock _____ %

f = System Frequency (MHz) _____

B = Total Number of Outputs & Bidirects _____

L = Average Chip Output Capacitive Load (pF) _____

H = Height of Clock Trunk (cm) (@size of die) _____

Data Given:

For 0.6m: Cin = 0.042pF, Cout = 0.030pF, Cwire = 0.13pF/mm

Clock Trunk Cap. = $Q \times \text{Flip-Flops} \times \text{die width in cm}$

$Q = 0.04\text{pF/cm/FF}$ for over 500 F/F, $Q = 0.08\text{pF/cm/FF}$ for 500 or fewer F/F

Assumptions:

Average gate inside macrocell drives 1.5 loads

Average input load is 1.5; non-F/F macrocells have one output each

Average pins/net is 3.2,

$3.2 - 1\text{driver} = 2.2 \text{ fanout} \times 1.5 \text{ loads} = 3.3 \text{ loads/output}$

Average wire = .5mm

Average gate switches on 30% of cycles

Average flip-flop = 10 gates (including passive transmission gates),

internal F/F clock = 2 gates w/FO = 2, switching twice/cycle,

average flip-flop datapath = 5.5 gates,

20% of flip-flops use both Q and QN

Calculations:

M = Total Random Output Stages = $(A - P) \times 1$ _____

N = Total Random Internal Stages = $G - M - 10P$ _____

J = System Clocked Flip-Flops = $P \times 5\%$ _____

K = Other Flip-Flops = $P - J$ _____

Mp = $.3M[V_{dd}^2(C_{out} + 3.3C_{in} + .5C_{wire})f/2]$ _____

Np = $.3N[V_{dd}^2(C_{out} + 1.5C_{in})f/2]$ _____

Hp = $2[V_{dd}^2(C_{out} + JC_{in} + HJQ)f/2]$ _____

Jp = $4J[V_{dd}^2(C_{out} + 2C_{in})f/2]$ _____

$+ 1.7J[V_{dd}^2(C_{out} + 1.5C_{in})f/2]$

$+ .36J[V_{dd}^2(C_{out} + 3.3C_{in} + .5C_{wire})f/2]$ _____

Kp = $1.2K[V_{dd}^2(C_{out} + 2C_{in})f/2]$ _____

$+ 1.7K[V_{dd}^2(C_{out} + 1.5C_{in})f/2]$

$+ .36K[V_{dd}^2(C_{out} + 3.3C_{in} + .5C_{wire})f/2]$ _____

Bp = $.3B[V_{dd}^2(L)f/2]$ _____

Ptot = Total Dynamic Pwr = $Mp + Np + Hp + Jp + Kp + Bp$ _____

5304804 0016984 387

**1.15
DC
Characteristics**

Table 1.6 lists DC characteristics for the 0.6-micron Embedded Array products. The data are specified at $V_{DD} = 5\text{ V} \pm 10\%$ ($V_{DD} = 3.3\text{ V} \pm 10\%$ for low voltage option) for junction temperature over the specified temperature range.¹

Table 1.6
DC Characteristics

Symbol	Parameter	Condition	Min	Typ	Max	Unit
V_{IL}	Voltage input LOW TTL inputs CMOS levels				0.8 0.2 V_{DD}	V
V_{IH}	Voltage input HIGH TTL inputs (Com/Ind/ Mil temp range) TTL Schmitt trigger inputs (Ind/Mil temp range) CMOS levels		2.0 2.25 0.7 V_{DD}			V V V
V_T	Switching threshold	TTL CMOS		1.5 2.5		V V
V_{T+}	Schmitt trigger, positive-going threshold	CMOS TTL		1.77 2.0	2.0 2.25	V V
V_{T-}	Schmitt trigger, negative-going threshold	CMOS (5 V) CMOS (3.3 V) TTL	1.0 0.8 0.8	1.5 1.04 1.04		V V V
	Hysteresis, Schmitt trigger	CMOS V_{IL} to V_{IH} TTL V_{IL} to V_{IH}	1.0 0.4	1.5 0.8		V
I_{IN}	Input current, CMOS, TTL Inputs	$V_{IN} = V_{DD}$ or V_{SS}	-10	± 1	10	μA
	Inputs with pulldown resistors (5 V)	$V_{IN} = V_{DD}$	35	115	222	μA
	Inputs with pulldown resistors (3.3 V)	$V_{IN} = V_{DD}$	35	-115	138	μA
	TTL inputs and inputs with pullup resistors (5 V)	$V_{IN} = V_{SS}$	-35	-115	-214	μA
	TTL inputs and inputs with pullup resistors (3.3 V)	$V_{IN} = V_{SS}$	-35	-115	-131	μA

Table 1.6 (Cont.)
DC Characteristics

Symbol	Parameter	Condition	Min	Typ	Max	Unit
V _{OH}	Voltage output HIGH	Commercial and Military				
	Type B1	I _{OH} = -1 mA	2.4			V
	Type B2	I _{OH} = -2 mA	2.4			V
	Type B4	I _{OH} = -4 mA	2.4			V
	Type B6	I _{OH} = -6 mA	2.4			V
	Type B8	I _{OH} = -8 mA	2.4			V
	Type B12 ²	I _{OH} = -12 mA	2.4			V
V _{OL}	Voltage output LOW	Commercial and Military				
	Type B1	I _{OL} = 1 mA		0.2	0.4	V
	Type B2	I _{OL} = 2 mA		0.2	0.4	V
	Type B4	I _{OL} = 4 mA		0.2	0.4	V
	Type B6	I _{OL} = 6 mA		0.2	0.4	V
	Type B8	I _{OL} = 8 mA		0.2	0.4	V
	Type B12 ²	I _{OL} = 12 mA		0.2	0.4	V
I _{OZ}	3-State output leakage current	V _{OH} = V _{SS} or V _{DD}	-10	±1	10	µA
I _{OS}	Output short circuit current ³	V _{DD} = 5.25 V, VO = V _{DD}	37	90	140	mA
		V _{DD} = 5.25 V, VO = V _{SS}	-117	-75	-40	mA
		V _{DD} = 3.45 V, VO = V _{DD}	50	110	182	mA
		V _{DD} = 3.45 V, VO = V _{SS}	-99	-60	-31	mA
I _{DD}	Quiescent supply current	V _{IN} = V _{DD} or V _{SS}	User-Design Dependent			
C _{IN}	Input capacitance	Any Input and Bidirectional Buffers	2.5			pF
C _{OUT}	Output capacitance	Any Output Buffer ⁴	2.0			pF

1. Military junction temperature range is -55 °C to +125 °C, ±10% power supply (ceramic packages only); industrial junction temperature range is -40 °C to +85 °C, ±5% power supply; commercial junction temperature range is 0 °C to +70 °C, ±5% power supply.

2. Requires two output pads.

3. Type B4 output. Output short circuit current for other outputs will scale.

4. Output using single buffer structure (excluding package).

1.16 How to Read a Data Page

When reading a data page, you need to understand:

- the naming conventions that identify available options. Cell naming conventions are explained at the introduction to each new group of cells (for example, flip-flops or input buffers).

5304804 0016986 15T

- the timing tables that contain information for each “version” of the cell
- Versions are indicated by the suffix appended to the cell name. These suffixes apply to available options. For example, the data page for an2 (see Figure 1.3) shows two versions: an2 and an2p. The p is the naming convention used to denote the high output drive strength option.

Figure 1.3 shows the an2 data page. Circled numerals are keyed to the explanations below:

1. The macrocell’s name and description are at the top of the page.
2. The coding syntax shows the following:
Instance name (output list) = cell name* (input list);
where * represents the available options and/or drive strengths with the same coding syntax.
3. The logic symbol is shown.
4. The schematic is shown.
5. The truth table is shown.
6. The Loading Characteristics table, which gives input loading values in standard loads for each version of the cell, is provided.
A standard load is a normalized unit of input capacitance, based on the input capacitance of an inverter. One standard load equals 0.041 pF for LEA300K.
7. The AC Characteristics table—which gives gate count, delay paths output transition, propagation delays for various standard loads, and slope and intercept values for each version of the cell—is provided.
“tpLH” is the propagation delay from low to high.
“tpHL” is the propagation delay from high to low.



For flip-flops and latches, a Timing Constraints table—which gives setup time, hold time, and minimum clock pulse width—is provided.

■ 5304804 0016987 096 ■

Figure 1.3
Data Page for an2, a
2-Input AND

an2
2-Input AND

Name: an2 (1) Description: 2-Input AND
Coding Syntax: z=an2*(a,b) (2)
Logic Symbol: (3) Schematics: (4)



Truth Table: (5)

a	b	z
0	0	0
0	1	0
1	0	0
1	1	1

Loading Characteristics: (6)

Values stated in standard loads.

Version	a	b
an2	1.0	1.0
an2p	1.0	1.0

AC Characteristics: (7)

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
an2	2	in_to_z	tpLH	0.30	0.38	0.54	0.71	0.87
			tpHL	0.24	0.29	0.37	0.45	0.53
an2p	2	in_to_z	tpLH	0.29	0.32	0.41	0.49	0.57
			tpHL	0.25	0.27	0.33	0.37	0.41

■ 5304804 0016988 T22 ■

Chapter 2

LEA300K Internal Macrocells

This chapter contains data pages for gates, internal buffers, flip-flops, latches and internal clock buffers. These macrocells are used in LEA300K designs.

The Naming Conventions section at the beginning of each macrocell type describes how to differentiate the different output drive strengths.

Flip-flops and latches also have buffered inputs and buffered outputs.

2.1 Gates

This section contains the data pages for LEA300K gates.

Naming Conventions

A gates root name is given at the top of each data page. High output drive strength is indicated by the suffix *p*. Gate names with no suffix have a standard output drive strength.

For example:



an2p has high output drive strength.

an2 has standard output drive strength.

- **Note:** For the coding syntax, an asterisk following the cell name (for example, *an2**) is a wildcard symbol for the *p* option, indicating that the data page applies to both high output and standard drive strength configurations.

an2
2-Input AND

Name: an2 Description: 2-Input AND
Coding Syntax: $z=an2*(a,b)$
Logic Symbol: Schematics:



Truth Table:

<i>a</i>	<i>b</i>	<i>z</i>
0	0	0
0	1	0
1	0	0
1	1	1

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>a</i>	<i>b</i>
an2	1.0	1.0
an2p	1.0	1.0



AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

<i>Version</i>	<i>Gate Count</i>	<i>Delay Path</i>	<i>Output</i>	<i>Standard Loads</i>				
				<i>2</i>	<i>4</i>	<i>8</i>	<i>12</i>	<i>16</i>
an2	2	in_to_z	tpLH	0.30	0.38	0.54	0.71	0.87
			tpHL	0.24	0.29	0.37	0.45	0.53
an2p	2	in_to_z	tpLH	0.29	0.32	0.41	0.49	0.57
			tpHL	0.25	0.27	0.33	0.37	0.41

■ 5304804 0016990 680 ■

Name: an3 Description: 3-Input AND
 Coding Syntax: $z = \text{an3}(a,b,c)$
 Logic Symbol: Schematics:



Truth Table:

a	b	c	z
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1

Loading Characteristics:

Values stated in standard loads.

Version	a	b	c
an3	1.0	1.0	1.0
an3p	1.0	1.0	1.0

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
 Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).



Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
an3	2	in_to_z	tpLH	0.38	0.47	0.64	0.81	0.98
			tpHL	0.28	0.33	0.42	0.50	0.58
an3p	3	in_to_z	tpLH	0.38	0.43	0.52	0.60	0.69
			tpHL	0.28	0.31	0.37	0.41	0.46

5304804 0016991 517

an4

4-Input AND

Name: an4 Description: 4-Input AND
 Coding Syntax: $z = \text{an4}*(a,b,c,d)$
 Logic Symbol: Schematics:



Truth Table:

<i>a</i>	<i>b</i>	<i>c</i>	<i>d</i>	<i>z</i>
0	x	x	x	0
x	0	x	x	0
x	x	0	x	0
x	x	x	0	0
1	1	1	1	1

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>a</i>	<i>b</i>	<i>c</i>	<i>d</i>
an4	1.0	1.0	1.0	1.0
an4p	1.0	1.0	1.0	1.0



AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.

Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

<i>Version</i>	<i>Gate Count</i>	<i>Delay Path</i>	<i>Output</i>	<i>Standard Loads</i>				
				<i>2</i>	<i>4</i>	<i>8</i>	<i>12</i>	<i>16</i>
an4	3	in_to_z	tpLH	0.49	0.59	0.76	0.94	1.11
			tpHL	0.31	0.37	0.46	0.55	0.62
an4p	3	in_to_z	tpLH	0.49	0.55	0.65	0.74	0.82
			tpHL	0.31	0.35	0.40	0.46	0.50

Name: an5 Description: 5-Input AND
 Coding Syntax: $z = \text{an5}(a,b,c,d,e)$
 Logic Symbol: Schematics:



Truth Table:

<i>a</i>	<i>b</i>	<i>c</i>	<i>d</i>	<i>e</i>	<i>z</i>
0	x	x	x	x	0
x	0	x	x	x	0
x	x	0	x	x	0
x	x	x	0	x	0
x	x	x	x	0	0
1	1	1	1	1	1

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>a</i>	<i>b</i>	<i>c</i>	<i>d</i>	<i>e</i>
an5	1.0	1.0	1.0	1.0	1.0
an5p	1.0	1.0	1.0	1.0	1.0



AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
 Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

<i>Version</i>	<i>Gate Count</i>	<i>Delay Path</i>	<i>Output</i>	<i>Standard Loads</i>				
				<i>2</i>	<i>4</i>	<i>8</i>	<i>12</i>	<i>16</i>
an5	4	in_to_z	tpLH	0.44	0.60	0.91	1.23	1.57
			tpHL	0.27	0.31	0.40	0.48	0.56
an5p	5	in_to_z	tpLH	0.41	0.49	0.65	0.80	0.96
			tpHL	0.29	0.32	0.36	0.41	0.45

ao1
2-AND into 3-NOR

Name: ao1 Description: 2-AND into 3-NOR
Coding Syntax: $z=ao1*(a,b,c,d)$
Logic Symbol: Schematics:



Truth Table:

<i>a</i>	<i>b</i>	<i>c</i>	<i>d</i>	<i>z</i>
1	1	x	x	0
x	x	1	x	0
x	x	x	1	0
x	0	0	0	1
0	x	0	0	1

Loading Characteristics:

Values stated in standard loads.



<i>Version</i>	<i>a</i>	<i>b</i>	<i>c</i>	<i>d</i>
ao1	0.9	0.9	1.0	1.0
ao1p	1.9	1.9	1.9	2.0

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

<i>Version</i>	<i>Gate Count</i>	<i>Delay Path</i>	<i>Output</i>	<i>Standard Loads</i>				
				<i>2</i>	<i>4</i>	<i>8</i>	<i>12</i>	<i>16</i>
ao1	2	in_to_z	tpLH	0.47	0.70	1.20	1.66	2.14
			tpHL	0.20	0.25	0.36	0.46	0.56
ao1p	4	in_to_z	tpLH	0.36	0.47	0.72	0.95	1.20
			tpHL	0.17	0.20	0.25	0.30	0.36

Name: ao2 Description: 2 2-ANDs into 2-NOR
 Coding Syntax: $z=ao2*(a,b,c,d)$
 Logic Symbol: Schematics:



Truth Table:

<i>a</i>	<i>b</i>	<i>c</i>	<i>d</i>	<i>z</i>
1	1	x	x	0
x	x	1	1	0
0	x	0	x	1
0	x	x	0	1
x	0	x	0	1
x	0	0	x	1

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>a</i>	<i>b</i>	<i>c</i>	<i>d</i>
ao2	1.0	1.0	1.0	1.0
ao2p	2.0	2.0	2.0	2.0



AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
 Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

<i>Version</i>	<i>Gate Count</i>	<i>Delay Path</i>	<i>Output</i>	<i>Standard Loads</i>				
				<i>2</i>	<i>4</i>	<i>8</i>	<i>12</i>	<i>16</i>
ao2	2	in_to_z	tpLH	0.38	0.53	0.87	1.18	1.52
			tpHL	0.23	0.29	0.43	0.56	0.70
ao2p	4	in_to_z	tpLH	0.30	0.38	0.54	0.70	0.87
			tpHL	0.19	0.23	0.29	0.36	0.43

ao3
2-OR into 3-NAND

Name: ao3 Description: 2-OR into 3-NAND
 Coding Syntax: $z=ao3*(a,b,c,d)$
 Logic Symbol: Schematics:



Truth Table:

a	b	c	d	z
1	x	1	1	0
x	1	1	1	0
0	0	x	x	1
x	x	0	x	1
x	x	x	0	1

Loading Characteristics:

Values stated in standard loads.

Version	a	b	c	d
ao3	1.0	1.0	1.0	1.0
ao3p	2.0	2.0	2.0	2.0

AC Characteristics:



VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
 Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
ao3	2	in_to_z	tpLH	0.26	0.38	0.63	0.88	1.14
			tpHL	0.28	0.37	0.55	0.74	0.94
ao3p	4	in_to_z	tpLH	0.21	0.26	0.39	0.51	0.63
			tpHL	0.23	0.28	0.37	0.46	0.54

5304804 0016996 0T9

LEA300K Internal Macrocells

Name: ao4 Description: 2 2-ORs into 2-NAND
 Coding Syntax: $z=ao4*(a,b,c,d)$
 Logic Symbol: Schematics:



Truth Table:

<i>a</i>	<i>b</i>	<i>c</i>	<i>d</i>	<i>z</i>
0	0	x	x	1
x	x	0	0	1
1	x	1	x	0
x	1	1	x	0
1	x	x	1	0
x	1	x	1	0

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>a</i>	<i>b</i>	<i>c</i>	<i>d</i>
ao4	1.0	1.0	1.0	1.0
ao4p	2.0	2.0	2.0	1.9

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
 Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

<i>Version</i>	<i>Gate Count</i>	<i>Delay Path</i>	<i>Output</i>	<i>Standard Loads</i>				
				<i>2</i>	<i>4</i>	<i>8</i>	<i>12</i>	<i>16</i>
ao4	2	in_to_z	tpLH	0.35	0.51	0.85	1.18	1.50
			tpHL	0.25	0.31	0.45	0.57	0.72
ao4p	4	in_to_z	tpLH	0.27	0.35	0.51	0.67	0.84
			tpHL	0.21	0.25	0.32	0.38	0.45

■ 5304804 0016997 T35 ■

ao5

Inverting 2-of-3 Majority

Name: ao5



Description: Inverting 2-of-3 Majority

Coding Syntax:

$z=ao5*(a,b,c)$

Logic Symbol:

Schematics:



Truth Table:

<i>a</i>	<i>b</i>	<i>c</i>	<i>z</i>
1	1	x	0
1	x	1	0
x	1	1	0
0	0	x	1
0	x	0	1
x	0	0	1

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>a</i>	<i>b</i>	<i>c</i>
ao5	1.9	1.9	1.0
ao5p	3.9	3.9	2.1

AC Characteristics:



VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.

Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

<i>Version</i>	<i>Gate Count</i>	<i>Delay Path</i>	<i>Output</i>	<i>Standard Loads</i>				
				<i>2</i>	<i>4</i>	<i>8</i>	<i>12</i>	<i>16</i>
ao5	3	in_to_z	tpLH	0.42	0.58	0.92	1.24	1.57
			tpHL	0.29	0.36	0.49	0.63	0.77
ao5p	5	in_to_z	tpLH	0.34	0.42	0.58	0.75	0.90
			tpHL	0.25	0.29	0.36	0.42	0.49

5304804 0016998 971

Name: ao6 Description: 2-AND into 2-NOR
 Coding Syntax: $z=ao6*(a,b,c)$
 Logic Symbol: Schematics:



Truth Table:

a	b	c	z
x	x	1	0
0	x	0	1
x	0	0	1
1	1	x	0

Loading Characteristics:

Values stated in standard loads.

Version	a	b	c
ao6	1.0	1.0	1.0
ao6p	2.0	2.0	2.0

AC Characteristics:



VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
 Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
ao6	2	in_to_z	tpLH	0.31	0.46	0.79	1.12	1.46
			tpHL	0.19	0.24	0.36	0.48	0.58
ao6p	3	in_to_z	tpLH	0.24	0.31	0.47	0.63	0.79
			tpHL	0.16	0.19	0.24	0.30	0.36

■ 5304804 0016999 808 ■

ao7
2-OR into 2-NAND

Name: ao7 Description: 2-OR into 2-NAND
Coding Syntax: $z=ao7*(a,b,c)$
Logic Symbol: Schematics:



Truth Table:

<i>a</i>	<i>b</i>	<i>c</i>	<i>z</i>
x	x	0	1
1	x	1	0
x	1	1	0
0	0	x	1

Loading Characteristics:

Values stated in standard loads.



<i>Version</i>	<i>a</i>	<i>b</i>	<i>c</i>
ao7	1.0	1.0	1.0
ao7p	2.0	2.0	2.0

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

<i>Version</i>	<i>Gate Count</i>	<i>Delay Path</i>	<i>Output</i>	<i>Standard Loads</i>				
				<i>2</i>	<i>4</i>	<i>8</i>	<i>12</i>	<i>16</i>
ao7	2	in_to_z	tpLH	0.26	0.39	0.67	0.95	1.22
			tpHL	0.21	0.28	0.41	0.54	0.67
ao7p	3	in_to_z	tpLH	0.19	0.26	0.39	0.52	0.66
			tpHL	0.18	0.21	0.28	0.34	0.41

Name: ao11 **Description:** 3 2-ANDs into 3-NOR
Coding Syntax: z=ao11*(a,b,c,d,e,f)
Logic Symbol: **Schematics:**



Truth Table:

<i>a</i>	<i>b</i>	<i>c</i>	<i>d</i>	<i>e</i>	<i>f</i>	<i>z</i>
1	1	x	x	x	x	0
x	x	1	1	x	x	0
x	x	x	x	1	1	0
other states						1

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>a</i>	<i>b</i>	<i>c</i>	<i>d</i>	<i>e</i>	<i>f</i>
ao11	1.0	1.0	1.0	1.0	1.0	1.0
ao11p	1.0	1.0	1.0	1.0	1.0	1.0

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
 Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

<i>Version</i>	<i>Gate Count</i>	<i>Delay Path</i>	<i>Output</i>	<i>Standard Loads</i>				
				<i>2</i>	<i>4</i>	<i>8</i>	<i>12</i>	<i>16</i>
ao11	5	in_to_z	tpLH	0.48	0.57	0.74	0.91	1.08
			tpHL	0.42	0.47	0.55	0.64	0.72
ao11p	6	in_to_z	tpLH	0.47	0.53	0.61	0.70	0.79
			tpHL	0.42	0.45	0.51	0.55	0.60

ao12
4 2-ORs into 4-NAND

Name: ao12



Description: 4 2-ORs into 4-NAND

Coding Syntax:

$z=ao12*(a,b,c,d,e,f,g,h)$

Logic Symbol:

Schematics:



Truth Table:

a	b	c	d	e	f	g	h	z
0	0	x	x	x	x	x	x	1
x	x	0	0	x	x	x	x	1
x	x	x	x	0	0	x	x	1
x	x	x	x	x	x	0	0	1
other states								0

Loading Characteristics:

Values stated in standard loads.

Version	a	b	c	d	e	f	g	h
ao12	1.0	1.0	1.0	1.0	1.0	1.0	1.0	1.0
ao12p	1.0	1.0	1.0	1.0	1.0	1.0	1.0	1.0

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
 Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
ao12	6	in_to_z	tpLH	0.54	0.62	0.78	0.95	1.13
			tpHL	0.54	0.58	0.68	0.76	0.85
ao12p	6	in_to_z	tpLH	0.53	0.57	0.65	0.73	0.81
			tpHL	0.56	0.59	0.66	0.72	0.75

5304804 0017002 TTD

LEA300K Internal Macrocells

Name: d241



Description: 2-to-4 Decoder

Coding Syntax:

$u(z0,z1,z2,z3)=d241*(a,b)$

Logic Symbol:

Schematics:



Truth Table:

<i>a</i>	<i>b</i>	<i>z0</i>	<i>z1</i>	<i>z2</i>	<i>z3</i>
0	0	0	1	1	1
1	0	1	0	1	1
0	1	1	1	0	1
1	1	1	1	1	0

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>a</i>	<i>b</i>
d241	2.8	3.0
d241p	4.5	5.0


5304804 0017003 937

d24l**2-to-4 Decoder****AC Characteristics:**

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
 Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads						
				2	4	8	12	16		
d24l	5	a_to_z0	tpLH	0.52	0.61	0.77	0.95	1.13		
			tpHL	0.57	0.64	0.77	0.91	1.05		
		b_to_z0	tpLH	0.57	0.65	0.81	0.99	1.18		
			tpHL	0.55	0.62	0.75	0.89	1.03		
		a_to_z1	tpLH	0.70	0.78	0.94	1.11	1.30		
			tpHL	0.99	1.06	1.20	1.34	1.47		
		b_to_z1	tpLH	0.53	0.61	0.77	0.94	1.13		
			tpHL	0.57	0.64	0.78	0.92	1.05		
		a_to_z2	tpLH	0.51	0.60	0.77	0.94	1.14		
			tpHL	0.54	0.62	0.76	0.90	1.04		
		b_to_z2	tpLH	0.60	0.69	0.86	1.03	1.23		
			tpHL	0.71	0.79	0.93	1.07	1.21		
		a_to_z3	tpLH	0.50	0.64	0.88	1.09	1.29		
			tpHL	0.59	0.73	0.95	1.15	1.32		
		b_to_z3	tpLH	0.39	0.53	0.77	0.99	1.19		
			tpHL	0.41	0.54	0.77	0.96	1.14		
		d24lp	9	a_to_z0	tpLH	0.61	0.65	0.74	0.82	0.91
					tpHL	0.66	0.70	0.78	0.84	0.91
b_to_z0	tpLH			0.67	0.72	0.80	0.88	0.97		
	tpHL			0.66	0.70	0.77	0.84	0.91		
a_to_z1	tpLH			0.36	0.40	0.57	0.71	0.84		
	tpHL			0.67	0.72	0.80	0.87	0.94		
b_to_z1	tpLH			0.64	0.68	0.85	0.99	1.13		
	tpHL			0.67	0.72	0.80	0.87	0.94		
a_to_z2	tpLH			0.60	0.64	0.73	0.82	0.90		
	tpHL			0.64	0.68	0.77	0.84	0.91		
b_to_z2	tpLH			0.56	0.61	0.70	0.78	0.87		
	tpHL			0.54	0.58	0.67	0.74	0.81		
a_to_z3	tpLH			0.40	0.47	0.61	0.73	0.84		
	tpHL			0.44	0.52	0.65	0.77	0.88		
b_to_z3	tpLH			0.32	0.39	0.53	0.66	0.77		
	tpHL			0.33	0.41	0.54	0.66	0.77		

Name: en Description: 2-Input Exclusive NOR
 Coding Syntax: $z=en*(a,b)$
 Logic Symbol: Schematics:



Truth Table:

<i>a</i>	<i>b</i>	<i>z</i>
0	0	1
0	1	0
1	0	0
1	1	1

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>a</i>	<i>b</i>
en	1.1	2.0
enp	1.1	2.0

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
 Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

<i>Version</i>	<i>Gate Count</i>	<i>Delay Path</i>	<i>Output</i>	<i>Standard Loads</i>				
				<i>2</i>	<i>4</i>	<i>8</i>	<i>12</i>	<i>16</i>
en	3	a_to_z	tpLH	0.47	0.56	0.73	0.89	1.08
			tpHL	0.45	0.52	0.61	0.70	0.79
		b_to_z	tpLH	0.27	0.35	0.51	0.68	0.87
			tpHL	0.25	0.31	0.40	0.49	0.57
enp	4	a_to_z	tpLH	0.46	0.51	0.59	0.67	0.76
			tpHL	0.45	0.49	0.56	0.61	0.67
		b_to_z	tpLH	0.26	0.30	0.39	0.46	0.55
			tpHL	0.26	0.29	0.35	0.40	0.46

■ 5304804 0017005 70T ■

LEA300K Internal Macrocells

en3

3-Input Exclusive NOR

Name: en3



Description: 3-Input Exclusive NOR

Coding Syntax:

$z=en3*(a,b,c)$

Logic Symbol:

Schematics:



Truth Table:

<i>a</i>	<i>b</i>	<i>c</i>	<i>z</i>
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>a</i>	<i>b</i>	<i>c</i>
en3	1.1	2.3	1.3
en3p	1.1	2.3	1.3

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).


Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
en3	6	a_to_z	tpLH	0.78	0.87	1.04	1.21	1.39
			tpHL	0.81	0.88	0.99	1.11	1.19
		b_to_z	tpLH	0.46	0.55	0.72	0.89	1.07
			tpHL	0.49	0.56	0.67	0.79	0.88
		c_to_z	tpLH	0.35	0.44	0.61	0.78	0.96
			tpHL	0.38	0.45	0.56	0.68	0.76
en3p	6	a_to_z	tpLH	0.76	0.81	0.91	1.00	1.08
			tpHL	0.82	0.87	0.95	1.01	1.07
		b_to_z	tpLH	0.44	0.50	0.59	0.68	0.76
			tpHL	0.50	0.55	0.63	0.69	0.75
		c_to_z	tpLH	0.33	0.38	0.47	0.56	0.65
			tpHL	0.39	0.43	0.51	0.58	0.64

2-Input Exclusive OR

Name: eo Description: 2-Input Exclusive OR

Coding Syntax: z=eo*(a,b)

Logic Symbol: Schematics:



Truth Table:

a	b	z
0	0	0
0	1	1
1	0	1
1	1	0

Loading Characteristics:

Values stated in standard loads.

Version	a	b
eo	1.1	2.0
eop	1.1	2.0



AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.

Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
eo	3	a_to_z	tpLH	0.47	0.56	0.73	0.90	1.08
			tpHL	0.46	0.52	0.62	0.71	0.79
		b_to_z	tpLH	0.27	0.35	0.51	0.68	0.86
			tpHL	0.25	0.30	0.40	0.49	0.57
eop	4	a_to_z	tpLH	0.46	0.51	0.59	0.68	0.76
			tpHL	0.45	0.50	0.56	0.62	0.67
		b_to_z	tpLH	0.26	0.30	0.38	0.46	0.55
			tpHL	0.25	0.29	0.35	0.40	0.45

Name: eo1 Description: 2-AND, 2-NOR into 2-NOR
 Coding Syntax: $z=eo1*(a,b,c,d)$
 Logic Symbol: Schematics:



Truth Table:

<i>a</i>	<i>b</i>	<i>c</i>	<i>d</i>	<i>z</i>
1	1	x	x	0
0	x	1	x	1
0	x	x	1	1
x	0	1	x	1
x	0	x	1	1
x	x	0	0	0

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>a</i>	<i>b</i>	<i>c</i>	<i>d</i>
eo1	1.0	1.0	1.0	1.0
eo1p	1.9	1.9	1.0	1.0

eo1**2-AND, 2-NOR into 2-NOR****AC Characteristics:**

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
 Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads						
				2	4	8	12	16		
eo1	3	c_to_z	tpLH	0.54	0.69	1.02	1.34	1.66		
			tpHL	0.38	0.44	0.53	0.63	0.73		
		d_to_z	tpLH	0.53	0.68	1.00	1.33	1.65		
			tpHL	0.34	0.39	0.49	0.58	0.68		
		a_to_z	tpLH	0.35	0.50	0.83	1.15	1.47		
			tpHL	0.23	0.29	0.42	0.56	0.70		
		b_to_z	tpLH	0.27	0.42	0.75	1.08	1.40		
			tpHL	0.20	0.27	0.40	0.53	0.67		
		eo1p	4	c_to_z	tpLH	0.49	0.56	0.72	0.88	1.05
					tpHL	0.43	0.46	0.52	0.57	0.62
				d_to_z	tpLH	0.48	0.55	0.71	0.87	1.04
					tpHL	0.39	0.42	0.47	0.53	0.58
a_to_z	tpLH			0.27	0.35	0.50	0.66	0.83		
	tpHL			0.20	0.23	0.29	0.36	0.42		
b_to_z	tpLH			0.20	0.27	0.42	0.58	0.75		
	tpHL			0.17	0.20	0.27	0.33	0.40		

■ 5304804 0017010 077 ■

Name: eo3



Description: 3-Input Exclusive OR

Coding Syntax:

$z = \text{eo3}*(a,b,c)$

Logic Symbol:

Schematics:




Truth Table:

<i>a</i>	<i>b</i>	<i>c</i>	<i>z</i>
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>a</i>	<i>b</i>	<i>c</i>
eo3	1.1	2.3	2.1
eo3p	1.1	2.3	2.1



AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
 Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
eo3	6	a_to_z	tpLH	0.78	0.87	1.06	1.21	1.39
			tpHL	0.75	0.82	0.94	1.05	1.15
		b_to_z	tpLH	0.47	0.56	0.73	0.90	1.08
			tpHL	0.44	0.50	0.61	0.74	0.84
		c_to_z	tpLH	0.31	0.39	0.56	0.74	0.92
			tpHL	0.28	0.34	0.44	0.58	0.68
eo3p	6	a_to_z	tpLH	0.77	0.82	0.92	1.01	1.08
			tpHL	0.75	0.79	0.86	0.94	1.00
		b_to_z	tpLH	0.45	0.51	0.60	0.68	0.77
			tpHL	0.44	0.48	0.55	0.61	0.69
		c_to_z	tpLH	0.29	0.34	0.44	0.52	0.61
			tpHL	0.27	0.32	0.38	0.45	0.52

5304804 0017012 94T

Name: eon1



Description: 2-OR, 2-NAND into 2-NAND

Coding Syntax:

$z = \text{eon1}*(a,b,c,d)$

Logic Symbol:

Schematics:



Truth Table:

<i>a</i>	<i>b</i>	<i>c</i>	<i>d</i>	<i>z</i>
x	x	1	1	1
1	x	0	x	0
x	1	0	x	0
1	x	x	0	0
x	1	x	0	0
0	0	x	x	1

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>a</i>	<i>b</i>	<i>c</i>	<i>d</i>
eon1	1.0	1.0	1.0	1.0
eon1p	2.0	2.0	1.1	1.1

5304804 0017013 886

LEA300K Internal Macrocells

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
 Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
eon1	3	d_to_z	tpLH	0.37	0.44	0.57	0.71	0.87
			tpHL	0.34	0.41	0.54	0.67	0.82
		c_to_z	tpLH	0.39	0.46	0.60	0.74	0.90
			tpHL	0.38	0.44	0.57	0.71	0.85
		b_to_z	tpLH	0.31	0.46	0.78	1.12	1.44
			tpHL	0.20	0.27	0.40	0.53	0.67
		a_to_z	tpLH	0.26	0.41	0.74	1.07	1.39
			tpHL	0.19	0.25	0.38	0.52	0.66
eon1p	4	d_to_z	tpLH	0.38	0.41	0.48	0.55	0.62
			tpHL	0.35	0.39	0.45	0.52	0.58
		c_to_z	tpLH	0.40	0.44	0.51	0.58	0.65
			tpHL	0.39	0.42	0.49	0.55	0.62
		b_to_z	tpLH	0.23	0.31	0.46	0.62	0.79
			tpHL	0.17	0.20	0.27	0.33	0.40
		a_to_z	tpLH	0.19	0.26	0.41	0.57	0.74
			tpHL	0.16	0.19	0.25	0.32	0.38

5304804 0017014 712

Name: fa1a



Description: Full Adder

Coding Syntax:

$u(s,co)=fa1a*(ci,a,b)$

Logic Symbol:

Schematics:




Truth Table:

<i>ci</i>	<i>a</i>	<i>b</i>	<i>s</i>	<i>co</i>
0	0	0	0	0
1	0	0	1	0
0	1	0	1	0
0	0	1	1	0
1	1	0	0	1
1	0	1	0	1
0	1	1	0	1
1	1	1	1	1

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>ci</i>	<i>a</i>	<i>b</i>
fa1a	1.3	1.1	1.3
fa1ap	1.3	1.1	1.3





fa1a
Full Adder

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
 Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads						
				2	4	8	12	16		
falaa	8	a_to_s	tpLH	1.12	1.21	1.37	1.54	1.72		
			tpHL	1.15	1.21	1.32	1.41	1.49		
		b_to_s	tpLH	1.19	1.27	1.43	1.60	1.79		
			tpHL	1.21	1.27	1.38	1.47	1.56		
		ci_to_s	tpLH	0.80	0.88	1.05	1.22	1.40		
			tpHL	0.83	0.89	0.99	1.08	1.17		
		a_to_co	tpLH	1.20	1.28	1.44	1.62	1.80		
			tpHL	1.13	1.19	1.29	1.38	1.47		
		b_to_co	tpLH	0.75	0.83	0.99	1.17	1.35		
			tpHL	1.08	1.14	1.24	1.33	1.42		
		ci_to_co	tpLH	0.77	0.85	1.01	1.19	1.37		
			tpHL	0.76	0.82	0.92	1.01	1.10		
		falap	8	a_to_s	tpLH	1.12	1.16	1.24	1.33	1.41
					tpHL	1.16	1.20	1.27	1.32	1.38
b_to_s	tpLH			1.23	1.28	1.36	1.44	1.53		
	tpHL			1.28	1.32	1.38	1.44	1.49		
ci_to_s	tpLH			0.86	0.91	0.99	1.07	1.16		
	tpHL			0.91	0.95	1.01	1.07	1.12		
a_to_co	tpLH			1.22	1.26	1.35	1.43	1.51		
	tpHL			1.14	1.18	1.24	1.30	1.35		
b_to_co	tpLH			0.78	0.83	0.91	0.99	1.08		
	tpHL			1.09	1.13	1.19	1.25	1.30		
ci_to_co	tpLH			0.79	0.84	0.92	1.01	1.09		
	tpHL			0.78	0.81	0.88	0.94	0.99		

Name: ha1 Description: Half Adder
 Coding Syntax: $u(s,co)=ha1*(a,b)$
 Logic Symbol: Schematics:



Truth Table:

<i>a</i>	<i>b</i>	<i>s</i>	<i>co</i>
0	0	0	0
1	1	1	0
1	0	1	0
1	1	0	1

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>a</i>	<i>b</i>
ha1	2.0	2.3
ha1p	2.0	2.3

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
 Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

<i>Version</i>	<i>Gate Count</i>	<i>Delay Path</i>	<i>Output</i>	<i>Standard Loads</i>				
				<i>2</i>	<i>4</i>	<i>8</i>	<i>12</i>	<i>16</i>
ha1	5	a_to_s	tpLH	0.74	0.82	0.98	1.15	1.33
			tpHL	0.73	0.79	0.89	0.98	1.07
		b_to_s	tpLH	0.57	0.64	0.81	0.97	1.16
			tpHL	0.56	0.62	0.72	0.81	0.89
	a_to_co	tpLH	0.58	0.66	0.83	1.01	1.19	
		tpHL	0.50	0.56	0.66	0.75	0.84	
		b_to_co	tpLH	0.55	0.64	0.81	0.99	1.17
			tpHL	0.50	0.56	0.66	0.75	0.84



ha1
Half Adder

AC Characteristics: (Cont.)

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
 Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
halp	6	a_to_s	tpLH	0.73	0.77	0.86	0.94	1.02
			tpHL	0.75	0.79	0.85	0.90	0.95
		b_to_s	tpLH	0.56	0.60	0.69	0.77	0.85
			tpHL	0.58	0.62	0.68	0.73	0.78
		a_to_co	tpLH	0.61	0.66	0.74	0.83	0.92
			tpHL	0.54	0.58	0.64	0.70	0.74
		b_to_co	tpLH	0.61	0.66	0.74	0.83	0.91
			tpHL	0.56	0.59	0.66	0.71	0.76

Name: mux21h **Description:** Non-Inverting Gate MUX
Coding Syntax: $z = \text{mux21h}(a,b,s)$
Logic Symbol: **Schematics:**



Truth Table:

<i>s</i>	<i>a</i>	<i>b</i>	<i>z</i>
0	0	x	0
0	1	x	1
1	x	0	0
1	x	1	1

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>a</i>	<i>b</i>	<i>s</i>
mux21h	1.1	1.1	1.3
mux21hp	1.1	1.1	1.3

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
 Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

<i>Version</i>	<i>Gate Count</i>	<i>Delay Path</i>	<i>Output</i>	<i>Standard Loads</i>				
				<i>2</i>	<i>4</i>	<i>8</i>	<i>12</i>	<i>16</i>
mux21h	4	a_to_z	tpLH	0.30	0.35	0.43	0.51	0.59
			tpHL	0.40	0.46	0.56	0.64	0.73
		b_to_z	tpLH	0.30	0.34	0.43	0.51	0.59
			tpHL	0.41	0.46	0.56	0.65	0.73
		s_to_z	tpLH	0.28	0.33	0.41	0.49	0.57
			tpHL	0.40	0.45	0.55	0.63	0.72

mux21h**Non-Inverting Gate MUX****AC Characteristics: (Cont.)**

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
 Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
mux21hp	5	a_to_z	tpLH	0.32	0.35	0.40	0.44	0.48
			tpHL	0.45	0.48	0.55	0.60	0.66
		b_to_z	tpLH	0.31	0.34	0.39	0.44	0.48
			tpHL	0.45	0.49	0.55	0.61	0.66
		s_to_z	tpLH	0.29	0.32	0.37	0.41	0.46
			tpHL	0.47	0.51	0.56	0.61	0.66

■ 5304804 0017020 T16 ■

Name: mux211



Description: Inverting Gate MUX

Coding Syntax:

$z = \text{mux211}(a, b, s)$

Logic Symbol:

Schematics:



Truth Table:

<i>s</i>	<i>a</i>	<i>b</i>	<i>z</i>
0	0	x	1
0	1	x	0
1	x	0	1
1	x	1	0

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>a</i>	<i>b</i>	<i>s</i>
mux211	3.8	3.8	2.0
mux211p	5.2	5.2	2.1

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.

Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

<i>Version</i>	<i>Gate Count</i>	<i>Delay Path</i>	<i>Output</i>	<i>Standard Loads</i>				
				<i>2</i>	<i>4</i>	<i>8</i>	<i>12</i>	<i>16</i>
mux211	3	a_to_z	tpLH	0.16	0.19	0.27	0.35	0.43
			tpHL	0.19	0.23	0.32	0.40	0.48
		b_to_z	tpLH	0.15	0.19	0.27	0.35	0.43
			tpHL	0.19	0.24	0.33	0.40	0.48
		s_to_z	tpLH	0.19	0.23	0.30	0.38	0.46
			tpHL	0.25	0.29	0.38	0.45	0.54

5304804 0017021 952

LEA300K Internal Macrocells

mux211
Inverting Gate MUX

AC Characteristics: (Cont.)

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
 Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
mux211p	4	a_to_z	tpLH	0.16	0.18	0.22	0.26	0.30
			tpHL	0.20	0.22	0.27	0.32	0.36
		b_to_z	tpLH	0.15	0.17	0.22	0.26	0.30
			tpHL	0.20	0.23	0.28	0.33	0.37
		s_to_z	tpLH	0.21	0.23	0.28	0.31	0.35
			tpHL	0.28	0.31	0.36	0.40	0.44

5304804 0017022 899

LEA300K Internal Macrocells

Name: mux24p



Description: 4-Bit 2-to-1 MUX, Non-Inverting

Coding Syntax:

$u(z0,z1,z2,z3)=\text{mux24p}(d00,d10,d01,d11,d02,d12,d03,d13,s)$

Logic Symbol:

Schematics:



Truth Table:

<i>s</i>	<i>z0</i>	<i>z1</i>	<i>z2</i>	<i>z3</i>
0	d00	d01	d02	d03
1	d10	d11	d12	d13

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>d00</i>	<i>d10</i>	<i>d01</i>	<i>d11</i>	<i>d02</i>	<i>d12</i>	<i>d03</i>	<i>d13</i>	<i>s</i>
mux24p	1.1	1.1	1.1	1.1	1.1	1.1	1.1	1.1	2.0

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal. Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

<i>Version</i>	<i>Gate Count</i>	<i>Delay Path</i>	<i>Output</i>	<i>Standard Loads</i>				
				2	4	8	12	16
mux24p	14	d to any z	tpLH	0.71	0.76	0.84	0.92	1.01
			tpHL	0.68	0.72	0.79	0.84	0.89
		s to any z	tpLH	0.75	0.80	0.88	0.96	1.05
			tpHL	0.73	0.77	0.83	0.89	0.94

mux311
3-Bit Inverting MUX

Name: mux311



Description: 3-Bit Inverting MUX

Coding Syntax:

$z = \text{mux311}*(d0,d1,d2,a,b)$

Logic Symbol:

Schematics:



Truth Table:

<i>a</i>	<i>b</i>	<i>z</i>
0	0	$\overline{d0}$
1	0	$\overline{d1}$
x	1	$\overline{d2}$

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>d0</i>	<i>d1</i>	<i>d2</i>	<i>a</i>	<i>b</i>
mux311	3.2	3.2	1.0	2.0	2.0
mux311p	4.1	4.1	2.0	2.1	3.0

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
mux311	4	d0_to_z	tpLH	0.46	0.62	0.95	1.26	1.58
			tpHL	0.29	0.36	0.49	0.63	0.77
		d1_to_z	tpLH	0.46	0.62	0.95	1.26	1.58
			tpHL	0.29	0.36	0.49	0.63	0.77
		d2_to_z	tpLH	0.36	0.51	0.84	1.17	1.49
			tpHL	0.25	0.32	0.45	0.59	0.73
		a_to_z	tpLH	0.52	0.67	0.99	1.32	1.64
			tpHL	0.31	0.38	0.66	0.82	1.09
		b_to_z	tpLH	0.47	0.63	0.95	1.28	1.59
			tpHL	0.26	0.33	0.62	0.78	1.05
mux311p	6	d0_to_z	tpLH	0.34	0.41	0.57	0.73	0.90
			tpHL	0.24	0.28	0.35	0.41	0.48
		d1_to_z	tpLH	0.34	0.41	0.57	0.73	0.90
			tpHL	0.24	0.28	0.35	0.41	0.48
		d2_to_z	tpLH	0.23	0.30	0.46	0.61	0.78
			tpHL	0.18	0.21	0.28	0.35	0.41
		a_to_z	tpLH	0.41	0.48	0.64	0.80	0.96
			tpHL	0.27	0.32	0.39	0.56	0.67
		b_to_z	tpLH	0.32	0.39	0.54	0.70	0.87
			tpHL	0.19	0.22	0.29	0.46	0.57

5304804 0017025 578

mux41

4-Bit Non-Inverting MUX

Name: mux41



Description: 4-Bit Non-Inverting MUX

Coding Syntax:

$z = \text{mux41}*(d0,d1,d2,d3,a,b)$

Logic Symbol:

Schematics:



Truth Table:

<i>a</i>	<i>b</i>	<i>z</i>
0	0	d0
1	0	d1
0	1	d2
1	1	d3

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>d0</i>	<i>d1</i>	<i>d2</i>	<i>d3</i>	<i>a</i>	<i>b</i>
mux41	3.3	3.3	3.3	3.3	2.3	2.1
mux41p	3.3	3.3	3.3	3.3	2.3	2.1

5304804 0017026 434

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
mux41	6	Any d to z	tpLH	0.40	0.48	0.64	0.81	0.99
			tpHL	0.38	0.44	0.54	0.63	0.72
		a-z	tpLH	0.52	0.61	0.77	0.94	1.12
			tpHL	0.50	0.56	0.65	0.74	0.83
		b-z	tpLH	0.28	0.36	0.52	0.69	0.87
			tpHL	0.26	0.31	0.41	0.49	0.58
mux41p	6	Any d to z	tpLH	0.39	0.43	0.52	0.60	0.68
			tpHL	0.40	0.43	0.50	0.55	0.60
		a-z	tpLH	0.51	0.56	0.64	0.73	0.81
			tpHL	0.51	0.55	0.61	0.67	0.71
		b-z	tpLH	0.27	0.32	0.40	0.48	0.56
			tpHL	0.27	0.30	0.37	0.42	0.47

5304804 0017027 370

LEA300K Internal Macrocells

mux51h

Non-Inverting 5-to-1 MUX

Name: mux51h



Description: Non-Inverting 5-to-1 MUX

Coding Syntax:

$z = \text{mux51h}*(d0,d1,d2,d3,d4,a,b,c)$

Logic Symbol:

Schematics:



Truth Table:

a	b	c	z
0	0	0	d0
1	0	0	d1
0	1	0	d2
1	1	0	d3
x	x	1	d4

Loading Characteristics:

Values stated in standard loads.

Version	d0	d1	d2	d3	d4	a	b	c
mux51h	1.1	1.1	1.1	1.1	1.1	1.1	1.3	2.0
mux51hp	1.1	1.1	1.1	1.1	1.1	1.1	1.3	2.0

5304804 0017028 207

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads						
				2	4	8	12	16		
mux51h	11	d0_to_z	tpLH	0.79	0.87	1.04	1.21	1.39		
			tpHL	0.78	0.84	0.94	1.03	1.12		
		d1_to_z	tpLH	0.79	0.87	1.04	1.21	1.39		
			tpHL	0.78	0.84	0.94	1.03	1.12		
		d2_to_z	tpLH	0.79	0.87	1.04	1.21	1.39		
			tpHL	0.78	0.84	0.94	1.03	1.12		
		d3_to_z	tpLH	0.79	0.87	1.04	1.21	1.39		
			tpHL	0.78	0.84	0.94	1.03	1.12		
		d4_to_z	tpLH	0.35	0.43	0.59	0.76	0.94		
			tpHL	0.34	0.39	0.49	0.59	0.67		
		a_to_z	tpLH	0.96	1.04	1.21	1.37	1.55		
			tpHL	0.92	0.98	1.08	1.17	1.25		
		b_to_z	tpLH	0.57	0.66	0.82	0.98	1.16		
			tpHL	0.53	0.59	0.69	0.78	0.87		
		c_to_z	tpLH	0.30	0.38	0.53	0.70	0.88		
			tpHL	0.26	0.31	0.41	0.49	0.58		
		mux51hp	11	d0_to_z	tpLH	0.78	0.83	0.91	0.99	1.07
					tpHL	0.78	0.81	0.88	0.94	0.99
d1_to_z	tpLH			0.78	0.83	0.91	0.99	1.07		
	tpHL			0.78	0.81	0.88	0.94	0.99		
d2_to_z	tpLH			0.78	0.83	0.91	0.99	1.07		
	tpHL			0.78	0.81	0.88	0.94	0.99		
d3_to_z	tpLH			0.78	0.83	0.91	0.99	1.07		
	tpHL			0.78	0.81	0.88	0.94	0.99		
d4_to_z	tpLH			0.32	0.36	0.45	0.53	0.61		
	tpHL			0.34	0.37	0.44	0.49	0.55		
a_to_z	tpLH			0.94	0.99	1.07	1.15	1.23		
	tpHL			0.91	0.95	1.02	1.08	1.12		
b_to_z	tpLH			0.55	0.60	0.68	0.77	0.85		
	tpHL			0.53	0.57	0.63	0.69	0.74		
c_to_z	tpLH			0.28	0.33	0.41	0.48	0.56		
	tpHL			0.26	0.29	0.35	0.41	0.46		

■ 5304804 0017029 143 ■

mux81
8-Bit Non-Inverting MUX

Name: mux81



Description: 8-Bit Non-Inverting MUX

Coding Syntax:

$z = \text{mux81}*(d0,d1,d2,d3,d4,d5,d6,d7,a,b,c)$

Logic Symbol:

Schematics:



Truth Table:

a	b	c	z
0	0	0	d0
1	0	0	d1
0	1	0	d2
1	1	0	d3
0	0	1	d4
1	0	1	d5
0	1	1	d6
1	1	1	d7

Loading Characteristics:

Values stated in standard loads.

Version	d0	d1	d2	d3	d4	d5	d6	d7	a	b	c
mux81	3.3	3.3	3.3	3.3	3.3	3.3	3.3	3.3	1.1	2.6	2.1
mux81p	3.3	3.3	3.3	3.3	3.3	3.3	3.3	3.3	1.1	2.6	2.1

5304804 0017030 965

AC Characteristics:


VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
mux81	12	d to any z	tpLH	0.54	0.63	0.80	0.97	1.15
			tpHL	0.53	0.60	0.72	0.83	0.93
		a_to_z	tpLH	0.90	0.99	1.17	1.35	1.51
			tpHL	0.80	0.88	1.00	1.11	1.20
		b_to_z	tpLH	0.51	0.60	0.78	0.96	1.12
			tpHL	0.42	0.49	0.61	0.72	0.81
		c_to_z	tpLH	0.37	0.45	0.62	0.79	0.94
			tpHL	0.28	0.34	0.45	0.54	0.64
mux81p	12	d to any z	tpLH	0.53	0.58	0.67	0.76	0.84
			tpHL	0.52	0.57	0.65	0.72	0.78
		a_to_z	tpLH	0.95	1.00	1.05	1.14	1.23
			tpHL	0.80	0.84	0.93	0.99	1.06
		b_to_z	tpLH	0.57	0.61	0.66	0.75	0.84
			tpHL	0.41	0.45	0.54	0.61	0.67
		c_to_z	tpLH	0.44	0.48	0.51	0.60	0.69
			tpHL	0.28	0.32	0.39	0.45	0.51

5304804 0017031 8T1

nd2
2-Input NAND

Name: nd2 **Description:** 2-Input NAND
Coding Syntax: $z=nd2*(a,b)$
Logic Symbol: **Schematics:**



Truth Table:

<i>a</i>	<i>b</i>	<i>z</i>
0	0	1
0	1	1
1	0	1
1	1	0

Loading Characteristics:

Values stated in standard loads.



<i>Version</i>	<i>a</i>	<i>b</i>
nd2	1.0	1.0
nd2p	2.0	2.0

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
 Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

<i>Version</i>	<i>Gate Count</i>	<i>Delay Path</i>	<i>Output</i>	<i>Standard Loads</i>				
				<i>2</i>	<i>4</i>	<i>8</i>	<i>12</i>	<i>16</i>
nd2	1	in_to_z	tpLH	0.17	0.24	0.41	0.57	0.74
			tpHL	0.18	0.25	0.37	0.51	0.65
nd2p	2	in_to_z	tpLH	0.13	0.17	0.24	0.33	0.41
			tpHL	0.15	0.18	0.25	0.31	0.38

Name: nd3 Description: 3-Input NAND
 Coding Syntax: $z=nd3*(a,b,c)$
 Logic Symbol: Schematics:



Truth Table:

<i>a</i>	<i>b</i>	<i>c</i>	<i>z</i>
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>a</i>	<i>b</i>	<i>c</i>
nd3	1.0	1.0	1.0
nd3p	2.0	2.0	2.0

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
 Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).



<i>Version</i>	<i>Gate Count</i>	<i>Delay Path</i>	<i>Output</i>	<i>Standard Loads</i>				
				<i>2</i>	<i>4</i>	<i>8</i>	<i>12</i>	<i>16</i>
nd3	2	in_to_z	tpLH	0.19	0.27	0.43	0.61	0.78
			tpHL	0.24	0.33	0.51	0.70	0.88
nd3p	3	in_to_z	tpLH	0.15	0.19	0.27	0.35	0.43
			tpHL	0.19	0.24	0.33	0.42	0.50

nd4
4-Input NAND

Name: nd4 Description: 4-Input NAND

Coding Syntax: $z=nd4*(a,b,c,d)$

Logic Symbol: Schematics:



Truth Table:

<i>a</i>	<i>b</i>	<i>c</i>	<i>d</i>	<i>z</i>
0	x	x	x	1
x	0	x	x	1
x	x	0	x	1
x	x	x	0	1
1	1	1	1	0

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>a</i>	<i>b</i>	<i>c</i>	<i>d</i>
nd4	1.0	1.0	1.0	1.0
nd4p	2.0	2.0	2.0	2.0

AC Characteristics:



VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
 Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

<i>Version</i>	<i>Gate Count</i>	<i>Delay Path</i>	<i>Output</i>	<i>Standard Loads</i>				
				<i>2</i>	<i>4</i>	<i>8</i>	<i>12</i>	<i>16</i>
nd4	2	in_to_z	tpLH	0.21	0.29	0.46	0.63	0.79
			tpHL	0.30	0.42	0.66	0.91	1.16
nd4p	4	in_to_z	tpLH	0.17	0.21	0.29	0.38	0.46
			tpHL	0.25	0.30	0.42	0.53	0.65

Name: nd5 Description: 5-Input NAND

Coding Syntax: $z=nd5*(a,b,c,d,e)$

Logic Symbol: Schematics:



Truth Table:

<i>a</i>	<i>b</i>	<i>c</i>	<i>d</i>	<i>e</i>	<i>z</i>
0	x	x	x	x	1
x	0	x	x	x	1
x	x	0	x	x	1
x	x	x	0	x	1
x	x	x	x	0	1
1	1	1	1	1	0

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>a</i>	<i>b</i>	<i>c</i>	<i>d</i>	<i>e</i>
nd5	1.0	1.0	1.0	1.0	1.0
nd5p	1.0	1.0	1.0	1.0	1.0

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

<i>Version</i>	<i>Gate Count</i>	<i>Delay Path</i>	<i>Output</i>	<i>Standard Loads</i>				
				<i>2</i>	<i>4</i>	<i>8</i>	<i>12</i>	<i>16</i>
nd5	4	in_to_z	tpLH	0.37	0.46	0.62	0.79	0.96
			tpHL	0.49	0.54	0.64	0.72	0.81
nd5p	5	in_to_z	tpLH	0.36	0.40	0.48	0.56	0.64
			tpHL	0.52	0.55	0.61	0.67	0.71



■ 5304804 0017035 447 ■

nd6
6-Input NAND

Name: nd6 Description: 6-Input NAND

Coding Syntax: $z=nd6*(a,b,c,d,e,f)$

Logic Symbol: Schematics:



Truth Table:

<i>a</i>	<i>b</i>	<i>c</i>	<i>d</i>	<i>e</i>	<i>f</i>	<i>z</i>
0	x	x	x	x	x	1
x	0	x	x	x	x	1
x	x	0	x	x	x	1
x	x	x	0	x	x	1
x	x	x	x	0	x	1
x	x	x	x	x	0	1
1	1	1	1	1	1	0

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>a</i>	<i>b</i>	<i>c</i>	<i>d</i>	<i>e</i>	<i>f</i>
nd6	1.0	1.0	1.0	1.0	1.0	1.0
nd6p	1.0	1.0	1.0	1.0	1.0	1.0

AC Characteristics:



VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.

Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

<i>Version</i>	<i>Gate Count</i>	<i>Delay Path</i>	<i>Output</i>	<i>Standard Loads</i>				
				<i>2</i>	<i>4</i>	<i>8</i>	<i>12</i>	<i>16</i>
nd6	5	in_to_z	tpLH	0.40	0.48	0.64	0.81	0.97
			tpHL	0.52	0.57	0.67	0.75	0.84
nd6p	5	in_to_z	tpLH	0.38	0.42	0.49	0.58	0.66
			tpHL	0.55	0.58	0.65	0.70	0.75

■ 5304804 0017036 383 ■

Name: nd8 Description: 8-Input NAND
Coding Syntax: $z=nd8*(a,b,c,d,e,f,g,h)$
Logic Symbol: Schematics:



Truth Table:

a	b	c	d	e	f	g	h	z
0	x	x	x	x	x	x	x	1
x	0	x	x	x	x	x	x	1
x	x	0	x	x	x	x	x	1
x	x	x	0	x	x	x	x	1
x	x	x	x	0	x	x	x	1
x	x	x	x	x	0	x	x	1
x	x	x	x	x	x	0	x	1
x	x	x	x	x	x	x	0	1
1	1	1	1	1	1	1	1	0

Loading Characteristics:

Values stated in standard loads.

Version	a	b	c	d	e	f	g	h
nd8	1.0	1.0	1.0	1.0	1.0	1.0	1.0	1.0
nd8p	1.0	1.0	1.0	1.0	1.0	1.0	1.0	1.0

AC Characteristics:



VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal. Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
nd8	6	in_to_z	tpLH	0.41	0.50	0.66	0.83	1.00
			tpHL	0.58	0.64	0.74	0.82	0.90
nd8p	6	in_to_z	tpLH	0.40	0.45	0.52	0.61	0.69
			tpHL	0.63	0.66	0.72	0.78	0.82

■ 5304804 0017037 21T ■

nr2
2-Input NOR

Name: nr2 Description: 2-Input NOR
 Coding Syntax: $z=nr2*(a,b)$
 Logic Symbol: Schematics:



Truth Table:

<i>a</i>	<i>b</i>	<i>z</i>
0	0	1
0	1	0
1	0	0
1	1	0

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>a</i>	<i>b</i>
nr2	1.0	1.0
nr2p	2.0	2.0



AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
 Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

<i>Version</i>	<i>Gate Count</i>	<i>Delay Path</i>	<i>Output</i>	<i>Standard Loads</i>				
				<i>2</i>	<i>4</i>	<i>8</i>	<i>12</i>	<i>16</i>
nr2	1	in_to_z	tpLH	0.24	0.40	0.71	1.03	1.37
			tpHL	0.14	0.18	0.26	0.34	0.42
nr2p	2	in_to_z	tpLH	0.17	0.24	0.40	0.56	0.71
			tpHL	0.11	0.14	0.18	0.22	0.26

■ 5304804 0017038 156 ■

Name: nr3 Description: 3-Input NOR
 Coding Syntax: $z=nr3*(a,b,c)$
 Logic Symbol: Schematics:



Truth Table:

<i>a</i>	<i>b</i>	<i>c</i>	<i>z</i>
0	0	0	1
1	x	x	0
x	1	x	0
x	x	1	0

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>a</i>	<i>b</i>	<i>c</i>
nr3	0.9	1.0	1.0
nr3p	1.9	2.0	2.0

AC Characteristics:



VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.

Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

<i>Version</i>	<i>Gate Count</i>	<i>Delay Path</i>	<i>Output</i>	<i>Standard Loads</i>				
				<i>2</i>	<i>4</i>	<i>8</i>	<i>12</i>	<i>16</i>
nr3	2	in_to_z	tpLH	0.42	0.66	1.14	1.63	2.09
			tpHL	0.16	0.21	0.29	0.37	0.46
nr3p	3	in_to_z	tpLH	0.31	0.42	0.66	0.89	1.14
			tpHL	0.14	0.17	0.21	0.25	0.29

nr4
4-Input NOR

Name: nr4 Description: 4-Input NOR
 Coding Syntax: $z=nr4*(a,b,c,d)$
 Logic Symbol: Schematics:



Truth Table:

<i>a</i>	<i>b</i>	<i>c</i>	<i>d</i>	<i>z</i>
0	0	0	0	1
1	x	x	x	0
x	1	x	x	0
x	x	1	x	0
x	x	x	1	0

Loading Characteristics:

Values stated in standard loads.



<i>Version</i>	<i>a</i>	<i>b</i>	<i>c</i>	<i>d</i>
nr4	0.9	0.9	1.0	1.0
nr4p	1.9	1.9	2.0	2.0

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
 Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

<i>Version</i>	<i>Gate Count</i>	<i>Delay Path</i>	<i>Output</i>	<i>Standard Loads</i>				
				<i>2</i>	<i>4</i>	<i>8</i>	<i>12</i>	<i>16</i>
nr4	2	in_to_z	tpLH	0.57	0.90	1.52	2.15	2.78
			tpHL	0.17	0.22	0.30	0.38	0.46
nr4p	4	in_to_z	tpLH	0.42	0.57	0.89	1.22	1.53
			tpHL	0.15	0.17	0.22	0.25	0.30

Name: nr5 Description: 5-Input NOR
Coding Syntax: $z=nr5*(a,b,c,d,e)$
Logic Symbol: Schematics:



Truth Table:

<i>a</i>	<i>b</i>	<i>c</i>	<i>d</i>	<i>e</i>	<i>z</i>
0	0	0	0	0	1
1	x	x	x	x	0
x	1	x	x	x	0
x	x	1	x	x	0
x	x	x	1	x	0
x	x	x	x	1	0

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>a</i>	<i>b</i>	<i>c</i>	<i>d</i>	<i>e</i>
nr5	1.0	1.0	1.0	1.0	1.0
nr5p	1.0	1.0	1.0	1.0	1.0

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.

Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

<i>Version</i>	<i>Gate Count</i>	<i>Delay Path</i>	<i>Output</i>	<i>Standard Loads</i>				
				<i>2</i>	<i>4</i>	<i>8</i>	<i>12</i>	<i>16</i>
nr5	4	in_to_z	tpLH	0.56	0.64	0.81	0.97	1.15
			tpHL	0.37	0.42	0.50	0.58	0.66
nr5p	5	in_to_z	tpLH	0.55	0.59	0.68	0.76	0.85
			tpHL	0.37	0.40	0.45	0.50	0.54

nr6
6-Input NOR


Name: nr6

Description: 6-Input NOR


Coding Syntax:

$z = \text{nr6}(a,b,c,d,e,f)$

Logic Symbol:



Schematics:



Truth Table:

<i>a</i>	<i>b</i>	<i>c</i>	<i>d</i>	<i>e</i>	<i>f</i>	<i>z</i>
0	0	0	0	0	0	1
1	x	x	x	x	x	0
x	1	x	x	x	x	0
x	x	1	x	x	x	0
x	x	x	1	x	x	0
x	x	x	x	1	x	0
x	x	x	x	x	1	0

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>a</i>	<i>b</i>	<i>c</i>	<i>d</i>	<i>e</i>	<i>f</i>
nr6	1.0	1.0	1.0	1.0	1.0	1.0
nr6p	1.0	1.0	1.0	1.0	1.0	1.0

AC Characteristics:



VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.

Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

<i>Version</i>	<i>Gate Count</i>	<i>Delay Path</i>	<i>Output</i>	<i>Standard Loads</i>				
				<i>2</i>	<i>4</i>	<i>8</i>	<i>12</i>	<i>16</i>
nr6	5	in_to_z	tpLH	0.64	0.73	0.90	1.06	1.23
			tpHL	0.38	0.43	0.52	0.60	0.67
nr6p	5	in_to_z	tpLH	0.64	0.68	0.77	0.85	0.93
			tpHL	0.39	0.42	0.47	0.52	0.56

■ 5304804 0017042 687 ■

Name: nr8 Description: 8-Input NOR
Coding Syntax: z=nr8*(a,b,c,d,e,f,g,h)
Logic Symbol: Schematics:



Truth Table:

a	b	c	d	e	f	g	h	z
0	0	0	0	0	0	0	0	1
1	x	x	x	x	x	x	x	0
x	1	x	x	x	x	x	x	0
x	x	1	x	x	x	x	x	0
x	x	x	1	x	x	x	x	0
x	x	x	x	1	x	x	x	0
x	x	x	x	x	1	x	x	0
x	x	x	x	x	x	1	x	0
x	x	x	x	x	x	x	1	0

Loading Characteristics:

Values stated in standard loads.

Version	a	b	c	d	e	f	g	h
nr8	1.0	1.0	1.0	1.0	1.0	1.0	1.0	1.0
nr8p	1.0	1.0	1.0	1.0	1.0	1.0	1.0	1.0

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
nr8	6	in_to_z	tpLH	0.73	0.81	0.98	1.15	1.32
			tpHL	0.38	0.42	0.50	0.58	0.66
nr8p	6	in_to_z	tpLH	0.73	0.77	0.87	0.95	1.02
			tpHL	0.38	0.41	0.46	0.51	0.54

nr16
16-Input NOR

Name: nr16



Description: 16-Input NOR

Coding Syntax:

$z = \text{nr16}*(i0, i1, i2, i3, i4, i5, i6, i7, i8, i9, i10, i11, i12, i13, i14, i15)$

Logic Symbol:

Schematics:



Truth Table:

<i>i0</i>	<i>i1</i>	<i>i2</i>	<i>i3</i>	<i>i4</i>	<i>i5</i>	<i>i6</i>	<i>i7</i>	<i>i8</i>	<i>i9</i>	<i>i10</i>	<i>i11</i>	<i>i12</i>	<i>i13</i>	<i>i14</i>	<i>i15</i>	<i>z</i>
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
1	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	0
x	1	x	x	x	x	x	x	x	x	x	x	x	x	x	x	0
x	x	1	x	x	x	x	x	x	x	x	x	x	x	x	x	0
x	x	x	1	x	x	x	x	x	x	x	x	x	x	x	x	0
x	x	x	x	1	x	x	x	x	x	x	x	x	x	x	x	0
x	x	x	x	x	1	x	x	x	x	x	x	x	x	x	x	0
x	x	x	x	x	x	1	x	x	x	x	x	x	x	x	x	0
x	x	x	x	x	x	x	1	x	x	x	x	x	x	x	x	0
x	x	x	x	x	x	x	x	1	x	x	x	x	x	x	x	0
x	x	x	x	x	x	x	x	x	1	x	x	x	x	x	x	0
x	x	x	x	x	x	x	x	x	x	1	x	x	x	x	x	0
x	x	x	x	x	x	x	x	x	x	x	1	x	x	x	x	0
x	x	x	x	x	x	x	x	x	x	x	x	1	x	x	x	0
x	x	x	x	x	x	x	x	x	x	x	x	x	1	x	x	0
x	x	x	x	x	x	x	x	x	x	x	x	x	x	1	x	0
x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	1	0

Loading Characteristics:

Values stated in standard loads.

Version	<i>i0</i>	<i>i1</i>	<i>i2</i>	<i>i3</i>	<i>i4</i>	<i>i5</i>	<i>i6</i>	<i>i7</i>	<i>i8</i>	<i>i9</i>	<i>i10</i>	<i>i11</i>	<i>i12</i>	<i>i13</i>	<i>i14</i>	<i>i15</i>
nr16	1.0	1.0	1.0	1.0	1.0	1.0	1.0	1.0	1.0	1.0	1.0	1.0	1.0	1.0	1.0	1.0
nr16p	1.0	1.0	1.0	1.0	1.0	1.0	1.0	1.0	1.0	1.0	1.0	1.0	1.0	1.0	1.0	1.0

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
nr16	11	in_to_z	tpLH	0.86	0.95	1.14	1.30	1.48
			tpHL	0.42	0.47	0.56	0.64	0.72
nr16p	11	in_to_z	tpLH	0.88	0.92	1.02	1.12	1.20
			tpHL	0.41	0.45	0.51	0.55	0.59



■ 5304804 0017045 396 ■

LEA300K Internal Macrocells

Gates 2-57

or2
2-Input OR

Name: or2 Description: 2-Input OR
 Coding Syntax: $z=or2*(a,b)$
 Logic Symbol: Schematics:



Truth Table:

<i>a</i>	<i>b</i>	<i>z</i>
0	0	0
0	1	1
1	0	1
1	1	1

Loading Characteristics:

Values stated in standard loads.



<i>Version</i>	<i>a</i>	<i>b</i>
or2	1.0	1.0
or2p	1.0	1.0

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
 Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

<i>Version</i>	<i>Gate Count</i>	<i>Delay Path</i>	<i>Output</i>	<i>Standard Loads</i>				
				<i>2</i>	<i>4</i>	<i>8</i>	<i>12</i>	<i>16</i>
or2	2	in_to_z	tpLH	0.25	0.33	0.49	0.66	0.82
			tpHL	0.29	0.34	0.43	0.52	0.61
or2p	2	in_to_z	tpLH	0.22	0.26	0.34	0.42	0.50
			tpHL	0.32	0.36	0.41	0.47	0.51

Name: or3 Description: 3-Input OR
 Coding Syntax: $z=or3*(a,b,c)$
 Logic Symbol: Schematics:



Truth Table:

a	b	c	z
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

Loading Characteristics:


Values stated in standard loads.

Version	a	b	c
or3	1.0	1.0	1.0
or3p	1.0	1.0	1.0

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
 Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
or3	2	in_to_z	tpLH	0.28	0.36	0.53	0.70	0.87
			tpHL	0.45	0.51	0.62	0.72	0.81
or3p	3	in_to_z	tpLH	0.25	0.30	0.38	0.46	0.54
			tpHL	0.49	0.54	0.62	0.67	0.73



or4

4-Input OR

Name: or4



Description: 4-Input OR

Coding Syntax:

$z = \text{or4}^*(a,b,c,d)$

Logic Symbol:

Schematics:



Truth Table:

<i>a</i>	<i>b</i>	<i>c</i>	<i>d</i>	<i>z</i>
0	0	0	0	0
1	x	x	x	1
x	1	x	x	1
x	x	1	x	1
x	x	x	1	1

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>a</i>	<i>b</i>	<i>c</i>	<i>d</i>
or4	1.0	1.0	1.0	1.0
or4p	1.0	1.0	1.0	1.0

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal. Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).



<i>Version</i>	<i>Gate Count</i>	<i>Delay Path</i>	<i>Output</i>	<i>Standard Loads</i>				
				<i>2</i>	<i>4</i>	<i>8</i>	<i>12</i>	<i>16</i>
or4	3	in_to_z	tpLH	0.28	0.36	0.53	0.70	0.87
			tpHL	0.56	0.64	0.76	0.87	0.98
or4p	3	in_to_z	tpLH	0.26	0.31	0.39	0.47	0.56
			tpHL	0.64	0.69	0.78	0.84	0.90

■ 5304804 0017048 0T5 ■

Name: or5 Description: 5-Input OR

Coding Syntax: z=or5*(a,b,c,d,e)

Logic Symbol: Schematics:



Truth Table:

<i>a</i>	<i>b</i>	<i>c</i>	<i>d</i>	<i>e</i>	<i>z</i>
0	0	0	0	0	0
1	x	x	x	x	1
x	1	x	x	x	1
x	x	1	x	x	1
x	x	x	1	x	1
x	x	x	x	1	1

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>a</i>	<i>b</i>	<i>c</i>	<i>d</i>	<i>e</i>
or5	1.0	1.0	1.0	1.0	1.0
or5p	1.0	1.0	1.0	1.0	1.0

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
 Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

<i>Version</i>	<i>Gate Count</i>	<i>Delay Path</i>	<i>Output</i>	<i>Standard Loads</i>				
				<i>2</i>	<i>4</i>	<i>8</i>	<i>12</i>	<i>16</i>
or5	4	in_to_z	tpLH	0.29	0.37	0.54	0.70	0.87
			tpHL	0.44	0.52	0.65	0.80	0.94
or5p	5	in_to_z	tpLH	0.29	0.32	0.40	0.49	0.57
			tpHL	0.50	0.54	0.62	0.69	0.76

2.2 Internal Buffers

This section contains data pages for LEA300K internal buffers

Naming Conventions

An internal buffer root name is given at the top of each data page. High output drive strength is indicated by the suffix *p*. Internal buffer names with no suffix have a standard output drive strength.

For example:

b2ip has high output drive strength.

b2i has standard output drive strength.

- **Note:** For the coding syntax, an asterisk following the cell name (for example, *b2i**) is a wildcard symbol for the *p* option.

■ 5304804 0017050 753 ■

b1a

Inverting Power Buffer

Name: b1a



Description: Inverting Power Buffer

Coding Syntax:

z=b1a(a)

Logic Symbol:

Schematics:



Truth Table:

a	z
0	1
1	0

Loading Characteristics:

Values stated in standard loads.



Version	a
b1a	4.4

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal. Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				4	8	16	32	64
b1a	3	a_to_z	tpLH	0.09	0.11	0.16	0.27	0.50
			tpHL	0.11	0.13	0.19	0.30	0.51

Name: b2a Description: Inverting Buffer, 2 Parallel IVAPs
 Coding Syntax: z=b2a(a)
 Logic Symbol: Schematics:



Truth Table:

a	z
0	1
1	0

Loading Characteristics:

Values stated in standard loads.

Version	a
b2a	6.3

AC Characteristics:



VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
 Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				4	8	16	32	64
b2a	4	a_to_z	tpLH	0.07	0.10	0.13	0.21	0.38
			tpHL	0.08	0.11	0.15	0.24	0.40

5304804 0017052 526

b3a
Power Buffer

Name: b3a Description: Power Buffer
Coding Syntax: z=b3a(a)
Logic Symbol: Schematics:



Truth Table:

a	z
0	0
1	1

Loading Characteristics:

Values stated in standard loads.

Version	a
b3a	5.8

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				4	8	16	32	64
b3a	3	a_to_z	tpLH	0.07	0.10	0.15	0.26	0.49
			tpHL	0.08	0.10	0.13	0.19	0.29

5304804 0017053 462

Name: b2i



Description: Inverter into 3 Parallel Inverters

Coding Syntax:

 $u(z1,z2)=b2i*(a)$

Logic Symbol:

Schematics:



Truth Table:

<i>a</i>	<i>z1</i>	<i>z2</i>
1	0	1
0	1	0

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>a</i>
b2i	1.0
b2ip	2.0

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
 Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

<i>Version</i>	<i>Gate Count</i>	<i>Delay Path</i>	<i>Output</i>	<i>Standard Loads</i>				
				<i>4</i>	<i>8</i>	<i>16</i>	<i>32</i>	<i>64</i>
b2i	2	a_to_z1	tpLH	0.33	0.51	0.88	1.58	2.99
			tpHL	0.22	0.31	0.48	0.83	1.52
		a_to_z2	tpLH	0.37	0.44	0.55	0.78	1.26
			tpHL	0.39	0.44	0.53	0.66	0.90
b2ip	4	a_to_z1	tpLH	0.24	0.32	0.50	0.86	1.57
			tpHL	0.17	0.21	0.30	0.47	0.82
		a_to_z2	tpLH	0.27	0.30	0.36	0.47	0.69
			tpHL	0.27	0.30	0.35	0.42	0.55

b3i

2 Parallel Inverters into 2 Parallel Inverters

Name: b3i



Description: 2 Parallel Inverters into 2 Parallel Inverters

Coding Syntax:

$u(z1,z2)=b3i*(a)$

Logic Symbol:

Schematics:



Truth Table:

<i>a</i>	<i>z1</i>	<i>z2</i>
1	0	1
0	1	0

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>a</i>
b3i	2.0
b3ip	4.1



AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

<i>Version</i>	<i>Gate Count</i>	<i>Delay Path</i>	<i>Output</i>	<i>Standard Loads</i>				
				4	8	16	32	64
b3i	2	a_to_z1	tpLH	0.16	0.24	0.41	0.78	1.49
			tpHL	0.14	0.18	0.26	0.43	0.78
		a_to_z2	tpLH	0.27	0.36	0.52	0.86	1.57
			tpHL	0.25	0.30	0.40	0.56	0.90
b3ip	4	a_to_z1	tpLH	0.12	0.16	0.24	0.41	0.78
			tpHL	0.11	0.14	0.18	0.26	0.43
		a_to_z2	tpLH	0.20	0.24	0.33	0.48	0.84
			tpHL	0.17	0.20	0.25	0.34	0.50

■ 5304804 0017055 235 ■

Name: b4i Description: 4 Parallel Inverters
Coding Syntax: $z=b4i*(a)$
Logic Symbol: Schematics:



Truth Table:

a	z
1	0
0	1

Loading Characteristics:
Values stated in standard loads.

Version	a
b4i	4.1
b4ip	8.2

AC Characteristics:



VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				4	8	16	32	64
b4i	2	a_to_z	tpLH	0.08	0.12	0.20	0.37	0.74
			tpHL	0.08	0.11	0.16	0.24	0.41
b4ip	4	a_to_z	tpLH	0.07	0.08	0.12	0.20	0.37
			tpHL	0.07	0.08	0.11	0.16	0.24

■ 5304804 0017056 171 ■

b5i
3 Parallel Inverters

Name: b5i Description: 3 Parallel Inverters
Coding Syntax: $z=b5i*(a)$
Logic Symbol: Schematics:



Truth Table:

<i>a</i>	<i>z</i>
1	0
0	1

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>a</i>
b5i	3.1
b5ip	6.1

AC Characteristics:


VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.

Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

<i>Version</i>	<i>Gate Count</i>	<i>Delay Path</i>	<i>Output</i>	<i>Standard Loads</i>				
				<i>4</i>	<i>8</i>	<i>16</i>	<i>32</i>	<i>64</i>
b5i	2	a_to_z	tpLH	0.10	0.15	0.26	0.49	0.98
			tpHL	0.10	0.13	0.19	0.30	0.53
b5ip	3	a_to_z	tpLH	0.08	0.10	0.15	0.26	0.50
			tpHL	0.07	0.10	0.13	0.19	0.30

5304804 0017057 008

Name: bts4 Description: 3-State Internal Bus Driver
 Coding Syntax: z=bts4*(a,e)
 Logic Symbol: Schematics:



Truth Table:

<i>a</i>	<i>e</i>	<i>z</i>
x	0	hi-z
1	1	1
0	1	0

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>a</i>	<i>e</i>
bts4	2.0	1.6
bts4p	2.0	1.6

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
 Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

<i>Version</i>	<i>Gate Count</i>	<i>Delay Path</i>	<i>Output</i>	<i>Standard Loads</i>				
				2	4	8	12	16
bts4	3	a_to_z	tpLH	0.25	0.34	0.50	0.67	0.85
			tpHL	0.27	0.32	0.41	0.49	0.57
		e_to_z	tpLH	0.22	0.35	0.47	0.64	0.82
			tpHL	0.31	0.37	0.46	0.54	0.62
bts4p	4	a_to_z	tpLH	0.22	0.27	0.35	0.43	0.51
			tpHL	0.25	0.28	0.34	0.39	0.43
		e_to_z	tpLH	0.23	0.29	0.37	0.46	0.54
			tpHL	0.29	0.33	0.38	0.43	0.48

■ 5304804 0017058 T44 ■

bts4n

Internal 3-State Bus Driver with Enable Low

Name: bts4n



Description: Internal 3-State Bus Driver with Enable Low

Coding Syntax:

$z = \text{bts4n}(a, \text{en})$

Logic Symbol:

Schematics:



Truth Table:

<i>a</i>	<i>en</i>	<i>z</i>
x	1	hi-z
0	0	0
1	0	1

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>a</i>	<i>en</i>
bts4n	2.0	1.9
bts4np	2.0	1.9

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.

Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

<i>Version</i>	<i>Gate Count</i>	<i>Delay Path</i>	<i>Output</i>	<i>Standard Loads</i>				
				<i>2</i>	<i>4</i>	<i>8</i>	<i>12</i>	<i>16</i>
bts4n	3	a_to_z	tpLH	0.25	0.34	0.50	0.67	0.85
			tpHL	0.25	0.30	0.38	0.47	0.55
		en_to_z	tpLH	0.29	0.38	0.54	0.71	0.89
			tpHL	0.20	0.32	0.41	0.55	0.63
bts4np	4	a_to_z	tpLH	0.22	0.26	0.35	0.43	0.51
			tpHL	0.23	0.27	0.32	0.37	0.41
		en_to_z	tpLH	0.27	0.31	0.39	0.48	0.56
			tpHL	0.25	0.28	0.34	0.40	0.46

5304804 0017059 980

LEA300K Internal Macrocells

Name: bts5



Description: Inverting 3-State Internal Bus Driver

Coding Syntax:

 $z = \text{bts5}^*(a, e)$

Logic Symbol:

Schematics:



Truth Table:

<i>a</i>	<i>e</i>	<i>z</i>
x	0	hi-z
1	1	0
0	1	1

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>a</i>	<i>e</i>
bts5	1.0	1.1
bts5p	1.0	1.5

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

<i>Version</i>	<i>Gate Count</i>	<i>Delay Path</i>	<i>Output</i>	<i>Standard Loads</i>				
				<i>2</i>	<i>4</i>	<i>8</i>	<i>12</i>	<i>16</i>
bts5	3	a_to_z	tpLH	0.42	0.52	0.62	0.79	0.97
			tpHL	0.35	0.41	0.53	0.67	0.81
		e_to_z	tpLH	0.56	0.71	0.77	0.97	1.08
			tpHL	0.16	0.22	0.35	0.48	0.62
bts5p	4	a_to_z	tpLH	0.46	0.54	0.62	0.56	0.65
			tpHL	0.33	0.36	0.43	0.49	0.55
		e_to_z	tpLH	0.57	0.68	0.81	0.82	0.96
			tpHL	0.12	0.15	0.22	0.28	0.35

■ 5304804 0017060 6T2 ■



bts5n

Internal Inverting 3-State Bus Driver with Enable Low

Name: bts5n Description: Internal Inverting 3-State Bus Driver with Enable Low

Coding Syntax: z=bts5n*(a,en)

Logic Symbol: Schematics:



Truth Table:

a	en	z
x	1	hi-z
0	0	1
1	0	0

Loading Characteristics:

Values stated in standard loads.

Version	a	en
bts5n	1.0	1.9
bts5np	1.0	1.9

AC Characteristics:



VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
bts5n	4	a_to_z	tpLH	0.36	0.44	0.60	0.77	0.95
			tpHL	0.37	0.42	0.52	0.60	0.68
		en_to_z	tpLH	0.29	0.37	0.53	0.70	0.88
			tpHL	0.29	0.35	0.51	0.60	0.69
bts5np	4	a_to_z	tpLH	0.33	0.38	0.46	0.55	0.63
			tpHL	0.34	0.37	0.43	0.48	0.52
		en_to_z	tpLH	0.32	0.34	0.39	0.48	0.56
			tpHL	0.24	0.27	0.33	0.38	0.43

5304804 0017061 539

buf8a
Non-Inverting Buffer, IVP Driving 2 Parallel IVAPs

Name: buf8a Description: Non-Inverting Buffer, IVP Driving 2 Parallel IVAPs
Coding Syntax: z=buf8a(a)
Logic Symbol: Schematics:



Truth Table:

<i>a</i>	<i>z</i>
0	0
1	1

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>a</i>
buf8a	2.0

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

<i>Version</i>	<i>Gate Count</i>	<i>Delay Path</i>	<i>Output</i>	<i>Standard Loads</i>				
				<i>2</i>	<i>4</i>	<i>8</i>	<i>16</i>	<i>32</i>
buf8a	5	a_to_z	tpLH	0.17	0.18	0.21	0.25	0.33
			tpHL	0.26	0.27	0.29	0.35	0.43

■ 5304804 0017062 475 ■

delay1

Internal Buffer with 1 ns Nominal Delay

Name: delay1



Description: Internal Buffer with 1 ns Nominal Delay

Coding Syntax:

z=delay1(a)

Logic Symbol:

Schematics:



Truth Table:

<i>a</i>	<i>z</i>
0	0
1	1

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>a</i>
delay1	1.0

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.

Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

<i>Version</i>	<i>Gate Count</i>	<i>Delay Path</i>	<i>Output</i>	<i>Standard Loads</i>				
				<i>2</i>	<i>4</i>	<i>8</i>	<i>12</i>	<i>16</i>
delay1	5	a_to_z	tpLH	0.85	0.89	0.97	1.05	1.13
			tpHL	0.98	1.01	1.06	1.10	1.15

■ 5304804 0017063 301 ■

Name: delay2



Description: Internal Buffer with 2 ns Nominal Delay

Coding Syntax:

$z = \text{delay2}(a)$

Logic Symbol:

Schematics:



Truth Table:

<i>a</i>	<i>z</i>
0	0
1	1

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>a</i>
delay2	1.0

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal. Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

<i>Version</i>	<i>Gate Count</i>	<i>Delay Path</i>	<i>Output</i>	<i>Standard Loads</i>				
				<i>2</i>	<i>4</i>	<i>8</i>	<i>12</i>	<i>16</i>
delay2	8	a_to_z	tpLH	1.83	1.87	1.95	2.04	2.12
			tpHL	2.00	2.04	2.12	2.18	2.23

■ 5304804 0017064 248 ■

delay3

Internal Buffer with 3 ns Nominal Delay

Name: delay3



Description: Internal Buffer with 3 ns Nominal Delay

Coding Syntax:

z=delay3(a)

Logic Symbol:

Schematics:



Truth Table:

a	z
0	0
1	1

Loading Characteristics:

Values stated in standard loads.

Version	a
delay3	1.0



AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
delay3	11	a_to_z	tpLH	2.93	2.98	3.06	3.15	3.24
			tpHL	2.87	2.91	2.97	3.02	3.07

■ 5304804 0017065 184 ■

Name: delay4 **Description:** Internal Buffer with 4 ns Nominal Delay
Coding Syntax: z=delay4(a)
Logic Symbol: **Schematics:**



Truth Table:

a	z
0	0
1	1

Loading Characteristics:

Values stated in standard loads.

Version	a
delay4	1.0

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
 Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
delay4	14	a_to_z	tpLH	3.96	4.01	4.10	4.19	4.27
			tpHL	3.90	3.95	4.00	4.06	4.11

■ 5304804 0017066 010 ■

delay5

Internal Buffer with 5 ns Nominal Delay

Name: delay5



Description: Internal Buffer with 5 ns Nominal Delay

Coding Syntax:

$z = \text{delay5}(a)$

Logic Symbol:

Schematics:



Truth Table:

<i>a</i>	<i>z</i>
0	0
1	1

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>a</i>
delay5	1.0

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).



<i>Version</i>	<i>Gate Count</i>	<i>Delay Path</i>	<i>Output</i>	<i>Standard Loads</i>				
				<i>2</i>	<i>4</i>	<i>8</i>	<i>12</i>	<i>16</i>
delay5	17	a_to_z	tpLH	4.89	4.94	5.02	5.10	5.18
			tpHL	5.04	5.07	5.14	5.19	5.24

■ 5304804 0017067 T57 ■

delay10

Internal Buffer with 10 ns Nominal Delay

Name: delay10 **Description:** Internal Buffer with 10 ns Nominal Delay
Coding Syntax: z=delay10(a)
Logic Symbol: **Schematics:**



Truth Table:

<i>a</i>	<i>z</i>
0	0
1	1

Loading Characteristics:
 Values stated in standard loads.

<i>Version</i>	<i>a</i>
delay10	1.0

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
 Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).



<i>Version</i>	<i>Gate Count</i>	<i>Delay Path</i>	<i>Output</i>	<i>Standard Loads</i>				
				<i>2</i>	<i>4</i>	<i>8</i>	<i>12</i>	<i>16</i>
delay10	32	a_to_z	tpLH	9.89	9.93	10.01	10.09	10.18
			tpHL	10.19	10.23	10.29	10.35	10.39

iv
Inverter

Name: iv **Description:** Inverter

Coding Syntax: $z=iv*(a)$

Logic Symbol: **Schematics:**



Truth Table:

<i>a</i>	<i>z</i>
1	0
0	1

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>a</i>
iv	1.02
ivp	2.0



AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

<i>Version</i>	<i>Gate Count</i>	<i>Delay Path</i>	<i>Output</i>	<i>Standard Loads</i>				
				<i>2</i>	<i>4</i>	<i>8</i>	<i>12</i>	<i>16</i>
iv	1	a_to_z	tpLH	0.13	0.21	0.37	0.54	0.73
			tpHL	0.12	0.16	0.24	0.32	0.40
ivp	1	a_to_z	tpLH	0.08	0.12	0.20	0.28	0.36
			tpHL	0.08	0.11	0.15	0.20	0.24

■ 5304804 0017069 82T ■

Name: iva **Description:** Inverter with Parallel P Transistors
Coding Syntax: $z=iva*(a)$
Logic Symbol: **Schematics:**



Truth Table:

<i>a</i>	<i>z</i>
1	0
0	1

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>a</i>
iva	1.6
ivap	3.1

AC Characteristics:



VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal. Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

<i>Version</i>	<i>Gate Count</i>	<i>Delay Path</i>	<i>Output</i>	<i>Standard Loads</i>				
				<i>2</i>	<i>4</i>	<i>8</i>	<i>12</i>	<i>16</i>
iva	1	a_to_z	tpLH	0.11	0.14	0.22	0.30	0.38
			tpHL	0.12	0.17	0.25	0.32	0.40
ivap	2	a_to_z	tpLH	0.09	0.11	0.14	0.18	0.22
			tpHL	0.10	0.12	0.17	0.20	0.25

■ 5304804 0017070 541 ■

ivda
Inverter into Inverter

Name: ivda Description: Inverter into Inverter
Coding Syntax: u(y,z)=ivda(a)
Logic Symbol: Schematics:



Truth Table:

a	y	z
0	1	0
1	0	1

Loading Characteristics:

Values stated in standard loads.

Version	a
ivda	1.0
ivdap	2.0



AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	3	4	8	16
ivda	1	a_to_y	tpLH	0.17	0.25	0.41	0.59	0.77
			tpHL	0.14	0.18	0.26	0.34	0.42
		a_to_z	tpLH	0.27	0.35	0.51	0.68	0.86
			tpHL	0.23	0.28	0.37	0.44	0.52
ivdap	2	a_to_y	tpLH	0.12	0.16	0.24	0.32	0.40
			tpHL	0.11	0.13	0.18	0.21	0.26
		a_to_z	tpLH	0.19	0.23	0.30	0.38	0.47
			tpHL	0.15	0.17	0.23	0.27	0.31

5304804 0017071 488

Name: lclkbuf Description: Local Clock Buffer
Coding Syntax: z=lclkbuf*(a)
Logic Symbol: Schematics:



Truth Table:

<i>a</i>	<i>z</i>
0	0
1	1

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>a</i>
lclkbuf1	1.0
lclkbuf2	2.0
lclkbuf3	2.0

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

<i>Version</i>	<i>Gate Count</i>	<i>Delay Path</i>	<i>Output</i>	<i>Standard Loads</i>				
				<i>2</i>	<i>4</i>	<i>8</i>	<i>12</i>	<i>16</i>
lclkbuf1	2	a_to_z	tpLH	0.19	0.22	0.28	0.33	0.39
			tpHL	0.25	0.28	0.33	0.37	0.41
lclkbuf2	3	a_to_z	tpLH	0.16	0.18	0.22	0.26	0.30
			tpHL	0.18	0.20	0.24	0.26	0.29
lclkbuf3	4	a_to_z	tpLH	0.19	0.20	0.23	0.30	0.43
			tpHL	0.19	0.21	0.24	0.28	0.35

■ 5304804 0017072 314 ■

2.3 Flip-Flops

This section contains data pages for LEA300K flip-flops.

Naming Conventions

A flip-flop root name is given at the top of each data page. Flip-flop names with the suffix `p` have a high output drive strength. Flip-flop names with no suffix have a standard output drive strength.

For example:

`fd1p` has high output drive strength.

`fd1` has standard output drive strength.

- **Note:** For the coding syntax, an asterisk following the cell name (for example, `fd1*`) is a wildcard symbol for the `p` option.

■ 5304804 0017073 250 ■

fd1
D Flip-Flop

Name: fd1



Description: D Flip-Flop

Coding Syntax:

$u(q,qn)=fd1*(d,cp)$

Logic Symbol:

Schematics:



Truth Table:

<i>d</i>	<i>cp</i>	<i>q</i>	<i>qn</i>
0	↑	0	1
1	↑	1	0

Loading Characteristics:

Values stated in standard loads.

Version	<i>d</i>	<i>cp</i>
fd1	1.0	1.0
fd1p	1.0	1.0

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
 Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
fd1	7	cp_to_q	tpLH	0.72	0.79	0.96	1.13	1.31
			tpHL	0.77	0.81	0.90	0.98	1.06
		cp_to_qn	tpLH	0.91	0.99	1.15	1.32	1.50
			tpHL	0.82	0.87	0.96	1.04	1.12
fd1p	8	cp_to_q	tpLH	0.69	0.74	0.81	0.90	0.98
			tpHL	0.76	0.80	0.85	0.90	0.94
		cp_to_qn	tpLH	0.94	0.98	1.06	1.14	1.22
			tpHL	0.86	0.89	0.94	0.99	1.03

5304804 0017074 197

Timing Constraints:

<i>Version</i>	<i>Parameters</i>	<i>Value</i>	<i>Version</i>	<i>Parameters</i>	<i>Value</i>
fd1	d_setup	0.69	fd1p	d_setup	0.66
	d_hold	-0.16		d_hold	-0.16
	cp_pw0	0.33		cp_pw0	0.30
	cp_pwl	0.47		cp_pwl	0.47

fd1s

D Flip-Flop with Scan


Name: fd1s

Description: D Flip-Flop with Scan


Coding Syntax:

$u(q,qn)=fd1s*(d,cp,ti,te)$

Logic Symbol:



Schematics:



Truth Table:

<i>d</i>	<i>ti</i>	<i>te</i>	<i>cp</i>	<i>q</i>	<i>qn</i>
0	x	0	↑	0	1
1	x	0	↑	1	0
x	0	1	↑	0	1
x	1	1	↑	1	0

Loading Characteristics:

Values stated in standard loads.

Version	<i>d</i>	<i>cp</i>	<i>ti</i>	<i>te</i>
fd1s	1.0	1.0	1.0	2.0
fd1sp	1.0	1.0	1.0	2.0

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal. Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
fd1s	9	cp_to_qn	tpLH	0.90	0.98	1.15	1.32	1.50
			tpHL	0.82	0.87	0.95	1.03	1.11
		cp_to_q	tpLH	0.71	0.79	0.96	1.13	1.31
			tpHL	0.76	0.81	0.90	0.98	1.06
fd1sp	10	cp_to_qn	tpLH	0.94	0.98	1.06	1.14	1.22
			tpHL	0.86	0.89	0.94	0.99	1.03
		cp_to_q	tpLH	0.69	0.73	0.81	0.89	0.98
			tpHL	0.76	0.79	0.85	0.89	0.94

5304804 0017076 T6T

LEA300K Internal Macrocells

Timing Constraints:

<i>Version</i>	<i>Parameters</i>	<i>Value</i>	<i>Version</i>	<i>Parameters</i>	<i>Value</i>
fd1s	d_setup	0.68	fd1sp	d_setup	0.71
	d_hold	-0.34		d_hold	-0.34
	ti_setup	0.68		ti_setup	0.71
	ti_hold	-0.34		ti_hold	-0.34
	te_setup	0.74		te_setup	0.75
	te_hold	-0.40		te_hold	-0.38
	cp_pw0	0.34		cp_pw0	0.37
	cp_pw1	0.47		cp_pw1	0.47

■ 5304804 0017077 976 ■

LEA300K Internal Macrocells

10/94

Copyright © 1992, 1993, 1994 by LSI Logic Corp. All rights reserved.

Flip-Flops 2-91

fd1sl

D Flip-Flop with Enable Scan

Name: fd1sl


Description: D Flip-Flop with Enable Scan

Coding Syntax:

$u(q,qn)=fd1sl*(d,cp,ld,ti,te)$

Logic Symbol:

Schematics:



Truth Table:

<i>d</i>	<i>ti</i>	<i>te</i>	<i>cp</i>	<i>ld</i>	<i>q</i>	<i>qn</i>
0	x	0	↑	1	0	1
1	x	0	↑	1	1	0
x	0	1	↑	x	0	1
x	1	1	↑	x	1	0
x	x	0	↑	0	q	qn

Loading Characteristics:

Values stated in standard loads.

Version	<i>d</i>	<i>cp</i>	<i>ld</i>	<i>ti</i>	<i>te</i>
fd1sl	1.0	1.0	1.9	1.0	1.9
fd1slp	1.0	1.0	1.9	1.0	1.9

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal. Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
fd1sl	11	cp_to_qn	tpLH	0.78	0.86	1.03	1.20	1.38
			tpHL	0.80	0.85	0.93	1.02	1.10
		cp_to_q	tpLH	0.68	0.76	0.94	1.11	1.29
			tpHL	0.63	0.69	0.79	0.89	0.98
fd1slp	12	cp_to_qn	tpLH	0.82	0.87	0.95	1.03	1.12
			tpHL	0.84	0.87	0.93	0.98	1.02
		cp_to_q	tpLH	0.66	0.70	0.79	0.88	0.96
			tpHL	0.62	0.65	0.73	0.78	0.84

5304804 0017078 832

fd1sl
D Flip-Flop with Enable Scan

Timing Constraints:

<i>Version</i>	<i>Parameters</i>	<i>Value</i>	<i>Version</i>	<i>Parameters</i>	<i>Value</i>
fd1sl	d_setup	1.09	fd1slp	d_setup	1.12
	d_hold	-0.71		d_hold	-0.71
	ld_setup	0.79		ld_setup	0.84
	ld_hold	-0.43		ld_hold	-0.43
	ti_setup	0.89		ti_setup	0.91
	ti_hold	-0.50		ti_hold	-0.50
	te_setup	0.72		te_setup	0.77
	te_hold	-0.37		te_hold	-0.36
	cp_pw0	0.35		cp_pw0	0.41
	cp_pw1	0.47		cp_pw1	0.47

■ 5304804 0017079 779 ■

fd1s2

D Flip-Flop with 2 Scan Clock Control

Name: fd1s2



Description: D Flip-Flop with 2 Scan Clock Control

Coding Syntax:

$u(q,qn)=fd1s2*(d,cp,sck1,sck2,si)$

Logic Symbol:

Schematics:



Truth Table:

<i>d</i>	<i>cp</i>	<i>si</i>	<i>sck1</i>	<i>sck2</i>	<i>q</i>	<i>qn</i>
0	↑	x	0	x	0	1
1	↑	x	0	x	1	0
x	0	0	⌊	⌊	0	1*
x	0	0	⌊	⌊	1	0*

* *sck2* ⌊
sck1 ⌊
sck2 must occur before *sck1* in order to load *si* to outputs

Loading Characteristics:

Values stated in standard loads.

Version	<i>d</i>	<i>cp</i>	<i>sck1</i>	<i>sck2</i>	<i>si</i>
fd1s2	1.0	1.0	1.2	0.8	1.0
fd1s2p	1.0	1.0	1.2	0.8	1.0

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
 Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
fd1s2	11	cp_to_q	tpLH	0.89	0.96	1.13	1.30	1.48
			tpHL	0.82	0.87	0.96	1.04	1.12
		cp_to_qn	tpLH	1.01	1.09	1.25	1.42	1.61
			tpHL	0.99	1.04	1.12	1.20	1.28
		sck1_to_q	tpLH	0.77	0.85	1.02	1.19	1.37
			tpHL	0.71	0.76	0.84	0.93	1.01
		sck1_to_qn	tpLH	0.90	0.97	1.14	1.31	1.49
			tpHL	0.87	0.93	1.01	1.09	1.17
		sck2_to_q	tpLH	0.91	0.99	1.15	1.32	1.50
			tpHL	0.95	1.00	1.09	1.17	1.25
		sck2_to_qn	tpLH	1.14	1.22	1.38	1.55	1.74
			tpHL	1.01	1.06	1.14	1.23	1.30
fd1s2p	12	cp_to_q	tpLH	0.86	0.91	0.99	1.07	1.15
			tpHL	0.82	0.85	0.91	0.96	1.00
		cp_to_qn	tpLH	1.05	1.10	1.18	1.26	1.34
			tpHL	1.04	1.07	1.12	1.17	1.21
		sck1_to_q	tpLH	0.76	0.80	0.88	0.96	1.04
			tpHL	0.71	0.74	0.80	0.85	0.89
		sck1_to_qn	tpLH	0.95	0.99	1.07	1.15	1.23
			tpHL	0.93	0.96	1.01	1.06	1.10
		sck2_to_q	tpLH	0.90	0.94	1.02	1.10	1.19
			tpHL	0.96	0.99	1.04	1.09	1.14
		sck2_to_qn	tpLH	1.19	1.23	1.31	1.39	1.47
			tpHL	1.07	1.10	1.15	1.20	1.24

■ 5304804 0017081 327 ■

fd1s2**D Flip-Flop with 2 Scan Clock Control****Timing Constraints:**

<i>Version</i>	<i>Parameters</i>	<i>Value</i>	<i>Version</i>	<i>Parameters</i>	<i>Value</i>
fd1s2	d_setup	0.60	fd1s2p	d_setup	0.63
	d_hold	-0.15		d_hold	-0.11
	cp_pw1	0.47		cp_pw1	0.47
	cp_pw0	0.28		cp_pw0	0.31
	sck2_pw	0.12		sck2_pw	0.10
	si_setup	0.91		si_setup	0.87
	si_hold	-0.56		si_hold	-0.56

5304804 0017082 263

Name: fd1ss



Description: D Flip-Flop with Scan, Scan Clock, Scan Select

Coding Syntax:

$$u(q,qn)=fd1ss*(d,sel,cp,sck,ti,te)$$

Logic Symbol:

Schematics:



Truth Table:

<i>d</i>	<i>ti</i>	<i>te</i>	<i>cp</i>	<i>sck</i>	<i>sel</i>	<i>q</i>	<i>qn</i>
0	x	0	↑	x	0	0	1
1	x	0	↑	x	0	1	0
x	0	1	↑	x	0	0	1
x	1	1	↑	x	0	1	0
0	x	0	x	↑	1	0	1
1	x	0	x	↑	1	0	1
x	0	1	x	↑	1	0	1
x	1	1	x	↑	1	1	0

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>d</i>	<i>sel</i>	<i>cp</i>	<i>sck</i>	<i>ti</i>	<i>te</i>
fd1ss	0.9	1.9	1.0	1.0	1.0	2.0

fd1ss

D Flip-Flop with Scan, Scan Clock, Scan Select

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal. Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads						
				2	4	8	12	16		
fd1ss	11	cp_to_qn	tpLH	1.03	1.11	1.27	1.43	1.60		
			tpHL	0.97	1.01	1.10	1.17	1.24		
		cp_to_q	tpLH	0.89	0.97	1.13	1.29	1.46		
			tpHL	0.93	0.97	1.06	1.14	1.22		
		sck_to_qn	tpLH	1.05	1.13	1.28	1.45	1.62		
			tpHL	0.98	1.03	1.11	1.19	1.26		
		sck_to_q	tpLH	0.91	0.99	1.15	1.31	1.48		
			tpHL	0.94	0.99	1.08	1.16	1.23		
		sel_to_qn	tpLH	0.96	1.04	1.20	1.36	1.53		
			tpHL	0.90	0.94	1.03	1.10	1.17		
		sel_to_q	tpLH	0.82	0.90	1.06	1.22	1.39		
			tpHL	0.86	0.90	0.99	1.07	1.15		
		fd1ssp	12	cp_to_qn	tpLH	0.98	1.02	1.10	1.17	1.25
					tpHL	1.00	1.03	1.08	1.13	1.17
cp_to_q	tpLH			0.82	0.86	0.95	1.03	1.10		
	tpHL			0.77	0.81	0.88	0.93	0.98		
sck_to_qn	tpLH			0.98	1.02	1.10	1.17	1.25		
	tpHL			1.00	1.03	1.08	1.13	1.17		
sck_to_q	tpLH			0.82	0.86	0.94	1.02	1.10		
	tpHL			0.77	0.81	0.88	0.93	0.98		
sel_to_qn	tpLH			0.90	0.93	1.01	1.09	1.16		
	tpHL			0.91	0.94	1.00	1.05	1.09		
sel_to_q	tpLH			0.73	0.77	0.86	0.94	1.02		
	tpHL			0.69	0.72	0.79	0.85	0.90		

5304804 0017084 036

Timing Constraints:

<i>Version</i>	<i>Parameters</i>	<i>Value</i>	<i>Version</i>	<i>Parameters</i>	<i>Value</i>
fd1ss	d_setup	0.85	fd1ssp	d_setup	0.77
	d_hold	-0.31		d_hold	-0.25
	d_sck_setup	0.83		d_sck_setup	0.77
	d_sck_hold	-0.29		d_sck_hold	-0.25
	ti_setup	0.92		ti_setup	1.02
	ti_hold	-0.44		ti_hold	-0.32
	ti_sck_setup	0.91		ti_sck_setup	1.02
	ti_sck_hold	-0.42		ti_sck_hold	-0.32
	te_setup	0.85		te_setup	0.81
	te_hold	-0.31		te_hold	-0.28
	te_sck_setup	0.83		te_sck_setup	0.81
	te_sck_hold	-0.29		te_sck_hold	-0.29
	sck_pw0	0.42		sck_pw0	0.44
	sck_pw1	0.47		sck_pw1	0.47
	sel_pw0	0.42		sel_pw0	0.44
	sel_pw1	0.47		sel_pw1	0.47
cp_pw0	0.42	cp_pw0	0.44		
cp_pw1	0.47	cp_pw1	0.47		

5304804 0017085 T72

fd1sso

D Flip-Flop with Scan, Scan Out

Name: fd1sso



Description: D Flip-Flop with Scan, Scan Out

Coding Syntax:

$u(q,sq)=fd1sso*(d,cp,ti,te)$

Logic Symbol:

Schematics:



Truth Table:

<i>d</i>	<i>cp</i>	<i>ti</i>	<i>te</i>	<i>q</i>	<i>sq</i>
0	!	x	0	0	0
1	!	x	0	1	1
x	!	0	1	0	0
x	!	1	1	1	1
0	!	0	x	0	0
0	!	0	x	0	0
x	0	x	x	q	sq

! = positive trigger
x = don't care

Loading Characteristics:

Values stated in standard loads.

Version	<i>d</i>	<i>cp</i>	<i>ti</i>	<i>te</i>
fd1sso	1.0	1.0	1.0	2.0
fd1ssop	1.0	1.0	0.9	1.9

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
fd1sso	9	cp_to_q	tpLH	0.75	0.83	1.00	1.16	1.35
			tpHL	0.81	0.86	0.95	1.04	1.12
		cp_to_sq	tpLH	0.75	0.83	1.00	1.16	1.35
			tpHL	0.81	0.86	0.95	1.04	1.12

5304804 0017086 909

AC Characteristics: (Cont.)

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
 Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
fd1sso	9	cp_to_q	tpLH	0.77	0.81	0.90	0.98	1.06
			tpHL	0.86	0.90	0.95	1.01	1.06
		cp_to_sq	tpLH	0.77	0.81	0.90	0.98	1.06
			tpHL	0.86	0.90	0.95	1.01	1.06

Timing Constraints:

Version	Parameters	Value	Version	Parameters	Value
fd1sso	d_setup	0.82	fd1sso	d_setup	0.83
	d_hold	-0.35		d_hold	-0.35
	ti_setup	0.81		ti_setup	0.83
	ti_hold	-0.35		ti_hold	-0.33
	te_setup	0.81		te_setup	0.83
	te_hold	-0.35		te_hold	-0.33
	cp_pw0	0.27		cp_pw0	0.28
	cp_pw1	0.47		cp_pw1	0.47

■ 5304804 0017087 845 ■

fd1ssl

D Flip-Flop with Synchronous Load, Scan, Scan Out


Name: fd1ssl

Description: D Flip-Flop with Synchronous Load, Scan, Scan Out


Coding Syntax:

$u(q,sq)=fd1ssl(d,cp,ld,ti,te)$

Logic Symbol:



Schematics:



Truth Table:

<i>d</i>	<i>cp</i>	<i>ld</i>	<i>ti</i>	<i>te</i>	<i>q</i>	<i>sq</i>
0	!	1	x	0	0	0
1	!	1	x	0	1	1
x	!	x	0	1	0	0
x	!	x	1	1	1	1
x	!	0	x	0	q	q
x	0	x	x	x	q	q

! = positive trigger
x = don't care

Loading Characteristics:

Values stated in standard loads.

Version	<i>d</i>	<i>cp</i>	<i>ld</i>	<i>ti</i>	<i>te</i>
fd1ssl	1.0	1.0	1.9	1.0	1.9
fd1sslp	1.0	1.0	1.9	1.0	1.9

5304804 0017088 781

D Flip-Flop with Synchronous Load, Scan, Scan Out

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
fd1ssl	11	cp_to_q	tpLH	0.69	0.77	0.94	1.11	1.29
			tpHL	0.63	0.69	0.80	0.89	0.98
		cp_to_sq	tpLH	0.92	1.00	1.16	1.33	1.52
			tpHL	0.87	0.92	1.01	1.10	1.18
fd1sslp	11	cp_to_q	tpLH	0.81	0.82	0.86	0.90	0.94
			tpHL	0.79	0.79	0.80	0.81	0.83
		cp_to_sq	tpLH	0.95	1.03	1.18	1.34	1.52
			tpHL	0.92	0.97	1.05	1.13	1.21

Timing Constraints:

Version	Parameters	Value	Version	Parameters	Value
fd1ssl	d_setup	1.09	fd1sslp	d_setup	2.25
	d_hold	-0.71		d_hold	-0.71
	ti_setup	0.89		ti_setup	2.06
	ti_hold	-0.50		ti_hold	-0.49
	te_setup	0.72		te_setup	1.90
	te_hold	-0.37		te_hold	-0.36
	ld_setup	0.79		ld_setup	0.78
	ld_hold	-0.43		ld_hold	0.76
	cp_pw0	0.35		cp_pw0	1.54
	cp_pw1	0.47		cp_pw1	0.47

5304804 0017087 618

fd1sx2

2-Bit Buffered D Flip-Flop with Scan

Name: fd1sx2



Description: 2-Bit Buffered D Flip-Flop with Scan

Coding Syntax:

$u(q0, q0n, q1, q1n) = \text{fd1sx2}(d0, d1, cp, ti0, te0, ti1, te1)$

Logic Symbol:

Schematics:



Truth Table:

$te0$	$te1$	cp	$q0$	$q0n$	$q1$	$q1n$
0	0	↑	d0	$\bar{d}0$	d1	$\bar{d}1$
0	1	↑	d0	$\bar{d}0$	ti1	$\bar{t}i1$
1	0	↑	ti0	$\bar{t}i0$	d1	$\bar{d}1$
1	1	↑	ti0	$\bar{t}i0$	ti1	$\bar{t}i1$

Loading Characteristics:

Values stated in standard loads.

Version	d0	d1	cp	ti0	te0	ti1	te1
fd1sx2	0.5	0.5	1.0	0.5	1.0	0.5	1.0

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
 Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
fd1sx2	17	cp_to_q0	tpLH	0.79	0.87	1.03	1.21	1.38
			tpHL	0.88	0.93	1.01	1.10	1.17
		cp_to_q0n	tpLH	1.02	1.10	1.26	1.44	1.62
			tpHL	0.89	0.94	1.02	1.11	1.19
		cp_to_q1	tpLH	0.79	0.87	1.03	1.21	1.38
			tpHL	0.88	0.93	1.01	1.10	1.17
		cp_to_q1n	tpLH	1.02	1.10	1.26	1.44	1.62
			tpHL	0.89	0.94	1.02	1.11	1.19

Timing Constraints:

Version	Parameters	Value
fd1sx2	d0_setup	0.66
	d0_hold	-0.22
	d1_setup	0.66
	d1_hold	-0.22
	ti0_setup	0.66
	ti0_hold	-0.22
	ti1_setup	0.66
	ti1_hold	-0.22
	te0_setup	0.75
	te0_hold	-0.30
	te1_setup	0.75
	te1_hold	-0.30
	cp_pw0	0.44
	cp_pw1	0.47

■ 5304804 0017091 276 ■

fd1x2

2-Bit D Flip-Flop, Buffered

Name: fd1x2



Description: 2-Bit D Flip-Flop, Buffered

Coding Syntax:

$u(q0,q1,q0n,q1n)=fd1x2(d0,d1,cp)$

Logic Symbol:

Schematics:



Truth Table:

d0	d1	cp	q0	q0n	q1	q1n
0	0	↑	0	1	0	1
0	1	↑	0	1	1	0
1	0	↑	1	0	0	1
1	1	↑	1	0	1	0

Loading Characteristics:

Values stated in standard loads.

Version	d0	d1	cp
fd1x2	1.0	1.0	1.0

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.

Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
fd1x2	12	cp_to_q0	tpLH	0.79	0.87	1.03	1.20	1.39
			tpHL	0.88	0.93	1.01	1.10	1.17
		cp_to_q0n	tpLH	1.02	1.10	1.26	1.44	1.62
			tpHL	0.89	0.94	1.03	1.11	1.19
		cp_to_q1	tpLH	0.79	0.87	1.03	1.20	1.39
			tpHL	0.88	0.93	1.01	1.10	1.17
		cp_to_q1n	tpLH	1.02	1.10	1.26	1.44	1.62
			tpHL	0.89	0.94	1.03	1.11	1.19

5304804 0017092 102

Timing Constraints:

<i>Version</i>	<i>Parameters</i>	<i>Value</i>
fd1x2	d0_setup	0.67
	d0_hold	-0.04
	d1_setup	0.67
	d1_hold	-0.04
	cp_pw0	0.36
	cp_pw1	0.47

fd1x4
4-Bit D Flip-Flop, Buffered

Name: fd1x4



Description: 4-Bit D Flip-Flop, Buffered

Coding Syntax:

$u(q0,q1,q2,q3,q0n,q1n,q2n,q3n)=fd1x4(d0,d1,d2,d3,cp)$

Logic Symbol:

Schematics:



Truth Table:

d0	d1	d2	d3	cp	q0	q0n	q1	q1n	q2	q2n	q3	q3n
0	0	0	0	↑	0	1	0	1	0	1	0	1
0	0	0	1	↑	0	1	0	1	0	1	1	0
0	0	1	0	↑	0	1	0	1	1	0	0	1
0	0	0	1	↑	0	1	0	1	1	0	1	0
0	1	0	0	↑	0	1	1	0	0	1	0	1
0	1	0	1	↑	0	1	1	0	0	1	1	0
0	1	1	0	↑	0	1	1	0	1	0	0	1
0	1	1	1	↑	0	1	1	0	1	0	1	0
1	0	0	0	↑	1	0	0	1	0	1	0	1
1	0	0	1	↑	1	0	0	1	0	1	1	0
1	0	1	0	↑	1	0	0	1	1	0	0	1
1	0	1	1	↑	1	0	0	1	1	0	1	0
1	1	0	0	↑	1	0	1	0	0	1	0	1
1	1	0	1	↑	1	0	1	0	0	1	1	0
1	1	1	0	↑	1	0	1	0	1	0	0	1
1	1	1	1	↑	1	0	1	0	1	0	1	0

Loading Characteristics:

Values stated in standard loads.

Version	d0	d1	d2	d3	cp
fd1x4	1.0	1.0	1.0	1.0	1.9

■ 5304804 0017094 T85 ■

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
fd1x4	24	cp to any q	tpLH	0.76	0.84	1.01	1.18	1.36
			tpHL	0.85	0.89	0.98	1.07	1.15
		cp to any qn	tpLH	0.99	1.07	1.23	1.40	1.59
			tpHL	0.86	0.91	1.00	1.08	1.16

Timing Constraints:

Version	Parameters	Value
fd1x4	Any d setup	0.65
	Any d hold	-0.06
	cp_pw0	0.34
	cp_pw1	0.47

5304804 0017095 911

LEA300K Internal Macrocells

10/94

Copyright © 1992, 1993, 1994 by LSI Logic Corp. All rights reserved.

Flip-Flops 2-109

fd1x4l

4-Bit D Flip-Flop, Buffered


Name: fd1x4l

Description: 4-Bit D Flip-Flop, Buffered


Coding Syntax:

$u(q0,q1,q2,q3,q0n,q1n,q2n,q3n)=fd1x4l(d0,d1,d2,d3,cp)$

Logic Symbol:



Schematics:



Truth Table:

d0	d1	d2	d3	cp	q0	q0n	q1	q1n	q2	q2n	q3	q3n
0	0	0	0	↑	0	1	0	1	0	1	0	1
0	0	0	1	↑	0	1	0	1	0	1	1	0
0	0	1	0	↑	0	1	0	1	1	0	0	1
0	0	1	1	↑	0	1	0	1	1	0	1	0
0	1	0	0	↑	0	1	1	0	0	1	0	1
0	1	0	1	↑	0	1	1	0	0	1	1	0
0	1	1	0	↑	0	1	1	0	1	0	0	1
0	1	1	1	↑	0	1	1	0	1	0	1	0
1	0	0	0	↑	1	0	0	1	0	1	0	1
1	0	0	1	↑	1	0	0	1	0	1	1	0
1	0	1	0	↑	1	0	0	1	1	0	0	1
1	0	1	1	↑	1	0	0	1	1	0	1	0
1	1	0	0	↑	1	0	1	0	0	1	0	1
1	1	0	1	↑	1	0	1	0	0	1	1	0
1	1	1	0	↑	1	0	1	0	1	0	0	1
1	1	1	1	↑	1	0	1	0	1	0	1	0

Loading Characteristics:

Values stated in standard loads.

Version	d0	d1	d2	d3	cp
fd1x4l	1.0	1.0	1.0	1.0	1.0

5304804 0017096 858

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
fd1x4l	23	cp to any q	tpLH	0.91	0.99	1.16	1.34	1.51
			tpHL	1.10	1.15	1.24	1.32	1.40
		cp to any qn	tpLH	1.25	1.32	1.49	1.66	1.84
			tpHL	1.01	1.06	1.15	1.23	1.31

Timing Constraints:

Version	Parameters	Value
fd1x4l	Any d setup	0.62
	Any d hold	0.11
	cp_pw0	0.38
	cp_pw1	0.47

fd2
D Flip-Flop with Clear

Name: fd2



Description: D Flip-Flop with Clear

Coding Syntax:

$u(q,qn)=fd2*(d,cp,cd)$

Logic Symbol:

Schematics:



Truth Table:

<i>d</i>	<i>cp</i>	<i>cd</i>	<i>q</i>	<i>qn</i>
0	↑	1	0	1
1	↑	1	1	0
x	x	0	0	1

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>d</i>	<i>cp</i>	<i>cd</i>
fd2	1.0	1.0	1.9
fd2p	1.0	1.0	1.9

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal. Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
fd2	8	cp_to_q	tpLH	0.77	0.85	1.01	1.17	1.34
			tpHL	0.76	0.80	0.89	0.96	1.04
		cp_to_qn	tpLH	0.99	1.06	1.22	1.38	1.55
			tpHL	0.88	0.92	1.00	1.08	1.16
		cd_to_qn	tpLH	0.64	0.72	0.87	1.03	1.20
			tpHL	0.64	0.72	0.87	1.03	1.20
		cd_to_q	tpLH	0.41	0.46	0.54	0.62	0.69
			tpHL	0.41	0.46	0.54	0.62	0.69
fd2p	9	cp_to_q	tpLH	0.77	0.82	0.90	0.99	1.07
			tpHL	0.77	0.80	0.85	0.90	0.95
		cp_to_qn	tpLH	1.02	1.06	1.15	1.24	1.32
			tpHL	0.94	0.97	1.03	1.08	1.12
		cd_to_qn	tpLH	0.68	0.72	0.81	0.89	0.98
			tpHL	0.68	0.72	0.81	0.89	0.98
		cd_to_q	tpLH	0.42	0.46	0.51	0.56	0.60
			tpHL	0.42	0.46	0.51	0.56	0.60

Timing Constraints:

Version	Parameters	Value	Version	Parameters	Value
fd2	d_setup	0.64	fd2p	d_setup	1.32
	d_hold	-0.15		d_hold	-0.16
	cp_pw0	0.28		cp_pw0	0.94
	cp_pw1	0.51		cp_pw1	0.51
	cd_rcvry	-0.09		cd_rcvry	0.60
	cd_hold	0.52		cd_hold	0.52

5304804 0017099 567

fd2ess

D Flip-Flop with Clear, Clear Enable, Scan, Scan Out

Name: fd2ess



Description: D Flip-Flop with Clear, Clear Enable, Scan, Scan Out

Coding Syntax:

$u(q,sq)=fd2ess(d,cp,cd,ti,te,ce)$

Logic Symbol:

Schematics:



Truth Table:

<i>d</i>	<i>cp</i>	<i>cd</i>	<i>ti</i>	<i>te</i>	<i>ce</i>	<i>q</i>	<i>sq</i>
x	x	0	x	x	0	0	0
d	!	0	x	0	1	d	d
d	!	1	x	0	1	d	d
d	!	1	x	0	0	d	d
x	!	0	ti	1	1	ti	ti
x	!	1	ti	1	1	ti	ti
x	!	1	ti	1	0	ti	ti
x	0	0	x	x	1	q	sq
x	0	1	x	x	1	q	sq
x	0	1	x	x	0	q	sq
0	!	0	0	x	1	0	0
0	!	1	0	x	1	0	0
0	!	1	0	x	0	0	0

! = positive trigger
x = don't care

Loading Characteristics:

Values stated in standard loads.

Version	<i>d</i>	<i>cp</i>	<i>cd</i>	<i>ti</i>	<i>te</i>	<i>ce</i>
fd2ess	1.0	1.0	1.0	1.0	2.0	0.9
fd2essp	1.0	1.0	1.0	1.0	2.0	0.9

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
 Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
fd2ess	11	cp_to_sq	tpLH	0.83	0.92	1.09	1.26	1.45
			tpHL	0.82	0.87	0.96	1.05	1.13
		cp_to_q	tpLH	0.83	0.92	1.09	1.26	1.45
			tpHL	0.82	0.87	0.96	1.05	1.13
		cd_to_sq	tpLH	0.72	0.77	0.87	0.95	1.03
			tpHL	0.72	0.77	0.87	0.95	1.03
		cd_to_q	tpLH	0.72	0.77	0.87	0.95	1.03
			tpHL	0.72	0.77	0.87	0.95	1.03
		ce_to_sq	tpLH	0.72	0.77	0.87	0.95	1.03
			tpHL	0.72	0.77	0.87	0.95	1.03
		ce_to_q	tpLH	0.72	0.77	0.87	0.95	1.03
			tpHL	0.72	0.77	0.87	0.95	1.03
fd2essp	12	cp_to_sq	tpLH	0.86	0.90	0.99	1.08	1.16
			tpHL	0.84	0.88	0.94	0.99	1.04
		cp_to_q	tpLH	0.87	0.92	1.01	1.09	1.18
			tpHL	0.86	0.90	0.96	1.01	1.05
		cd_to_sq	tpLH	0.75	0.79	0.85	0.90	0.95
			tpHL	0.75	0.79	0.85	0.90	0.95
		cd_to_q	tpLH	0.77	0.81	0.86	0.91	0.96
			tpHL	0.77	0.81	0.86	0.91	0.96
		ce_to_sq	tpLH	0.75	0.79	0.85	0.90	0.95
			tpHL	0.75	0.79	0.85	0.90	0.95
		ce_to_q	tpLH	0.77	0.81	0.86	0.91	0.96
			tpHL	0.77	0.81	0.86	0.91	0.96

■ 5304804 0017101 T45 ■

fd2ess**D Flip-Flop with Clear, Clear Enable, Scan, Scan Out****Timing Constraints:**

<i>Version</i>	<i>Parameters</i>	<i>Value</i>	<i>Version</i>	<i>Parameters</i>	<i>Value</i>
fd2ess	d_setup	0.64	fd2essp	d_setup	0.64
	d_hold	0.00		d_hold	0.61
	ti_setup	0.98		ti_setup	1.58
	ti_hold	-0.34		ti_hold	-0.33
	te_setup	1.04		te_setup	1.64
	te_hold	-0.40		te_hold	-0.39
	cp_pw0	0.64		cp_pw0	1.25
	cp_pw1	0.51		cp_pw1	0.51
	cd_rcvry	0.74		cd_rcvry	0.64
	cd_hold	-0.10		cd_hold	0.61
	ce_rcvry	0.74		ce_rcvry	0.64
	ce_hold	-0.10		ce_hold	0.61

5304804 0017102 981

D Flip-Flop with Clear, Clear Enable, Synchronous Load, Scan, Scan Out


Name: fd2essl

Description: D Flip-Flop with Clear, Clear Enable, Synchronous Load, Scan, Scan Out


Coding Syntax:

$$u(q,sq)=fd2essl(d,ld,cp,cd,ti,te,ce)$$

Logic Symbol:



Schematics:



Truth Table:

<i>d</i>	<i>ld</i>	<i>cp</i>	<i>cd</i>	<i>tu</i>	<i>te</i>	<i>ce</i>	<i>q</i>	<i>sq</i>
x	x	x	0	x	x	0	0	0
x	x	!	1	0	1	x	0	0
x	x	!	1	1	1	x	1	1
0	1	!	1	x	0	x	0	0
1	1	!	1	x	0	x	1	1
x	0	x	1	x	0	x	q	q
x	x	!	x	0	1	1	0	0
x	x	!	x	1	1	1	1	1
0	1	!	x	x	0	1	0	0
1	1	!	x	x	0	1	1	1
x	0	x	x	x	0	1	q	q

! = positive trigger
x = don't care

Loading Characteristics:

Values stated in standard loads.

Version	<i>d</i>	<i>ld</i>	<i>cp</i>	<i>cd</i>	<i>ti</i>	<i>te</i>	<i>ce</i>
fd2essl	0.9	1.0	1.0	0.9	1.0	1.8	1.0
fd2esslp	0.9	1.0	1.0	0.9	1.0	1.8	1.0

■ 5304804 0017103 818 ■

fd2essl

D Flip-Flop with Clear, Clear Enable, Synchronous Load, Scan, Scan Out

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
 Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
fd2essl	15	cp_to_q	tpLH	0.81	0.90	1.07	1.25	1.43
			tpHL	0.85	0.91	1.00	1.08	1.16
		cp_to_sq	tpLH	0.81	0.90	1.07	1.25	1.43
			tpHL	0.85	0.91	1.00	1.08	1.16
		cd_to_q	tpLH	0.69	0.74	0.84	0.92	1.00
			tpHL	0.69	0.74	0.84	0.92	1.00
		cd_to_sq	tpLH	0.69	0.74	0.84	0.92	1.00
			tpHL	0.69	0.74	0.84	0.92	1.00
		ce_to_q	tpLH	0.69	0.74	0.84	0.92	1.00
			tpHL	0.69	0.74	0.84	0.92	1.00
		ce_to_sq	tpLH	0.69	0.74	0.84	0.92	1.00
			tpHL	0.69	0.74	0.84	0.92	1.00
fd2esslp	13	cp_to_q	tpLH	0.79	0.84	0.93	1.01	1.09
			tpHL	0.84	0.88	0.94	0.99	1.03
		cp_to_sq	tpLH	0.86	0.95	1.11	1.27	1.44
			tpHL	0.90	0.95	1.05	1.13	1.20
		cd_to_q	tpLH	0.68	0.71	0.77	0.82	0.86
			tpHL	0.68	0.71	0.77	0.82	0.86
		cd_to_sq	tpLH	0.74	0.79	0.88	0.96	1.04
			tpHL	0.74	0.79	0.88	0.96	1.04
		ce_to_q	tpLH	0.68	0.71	0.77	0.82	0.86
			tpHL	0.68	0.71	0.77	0.82	0.86
		ce_to_sq	tpLH	0.74	0.79	0.88	0.96	1.04
			tpHL	0.74	0.79	0.88	0.96	1.04

5304804 0017104 754

fd2essl

D Flip-Flop with Clear, Clear Enable, Synchronous Load, Scan, Scan Out

Timing Constraints:

<i>Version</i>	<i>Parameters</i>	<i>Value</i>	<i>Version</i>	<i>Parameters</i>	<i>Value</i>
fd2essl	d_setup	0.83	fd2esslp	d_setup	0.83
	d_hold	-0.40		d_hold	-0.38
	ti_setup	0.95		ti_setup	0.95
	ti_hold	-0.55		ti_hold	-0.54
	te_setup	0.95		te_setup	0.95
	te_hold	-0.55		te_hold	-0.54
	ld_setup	0.86		ld_setup	0.84
	ld_hold	-0.55		ld_hold	-0.54
	cp_pw0	0.31		cp_pw0	0.31
	cp_pw1	0.51		cp_pw1	0.51
	cd_rcvry	0.15		cd_rcvry	0.15
	cd_hold	-0.05		cd_hold	-0.05
	ce_rcvry	0.15		ce_rcvry	0.15
	ce_hold	-0.05		ce_hold	-0.05

5304804 0017105 690

fd2s

D Flip-Flop with Clear, Scan

Name: fd2s



Description: D Flip-Flop with Clear, Scan

Coding Syntax:

$u(q, qn) = fd2s*(d, cp, cd, ti, te)$

Logic Symbol:

Schematics:



Truth Table:

<i>d</i>	<i>ti</i>	<i>te</i>	<i>cp</i>	<i>cd</i>	<i>q</i>	<i>qn</i>
0	x	0	↑	1	0	1
1	x	0	↑	1	1	0
x	0	1	↑	1	0	1
x	1	1	↑	1	1	0
x	x	x	x	0	0	1

Loading Characteristics:

Values stated in standard loads.

Version	<i>d</i>	<i>cp</i>	<i>cd</i>	<i>ti</i>	<i>te</i>
fd2s	1.0	1.0	1.9	1.0	2.0
fd2sp	1.0	1.0	1.9	1.0	2.0

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
fd2s	10	cp_to_qn	tpLH	1.00	1.08	1.24	1.41	1.60
			tpHL	0.89	0.94	1.02	1.11	1.19
		cp_to_q	tpLH	0.78	0.87	1.04	1.21	1.39
			tpHL	0.77	0.81	0.90	0.99	1.07
		cd_to_qn	tpLH	0.65	0.73	0.89	1.06	1.25
			tpHL	0.65	0.73	0.89	1.06	1.25
		cd_to_q	tpLH	0.42	0.46	0.55	0.64	0.72
			tpHL	0.42	0.46	0.55	0.64	0.72
fd2sp	11	cp_to_qn	tpLH	1.02	1.07	1.16	1.24	1.32
			tpHL	0.94	0.97	1.03	1.08	1.13
		cp_to_q	tpLH	0.78	0.82	0.90	0.99	1.07
			tpHL	0.77	0.80	0.85	0.90	0.95
		cd_to_qn	tpLH	0.68	0.72	0.81	0.89	0.98
			tpHL	0.68	0.72	0.81	0.89	0.98
		cd_to_q	tpLH	0.42	0.46	0.51	0.56	0.60
			tpHL	0.42	0.46	0.51	0.56	0.60

Timing Constraints:

Version	Parameters	Value	Version	Parameters	Value
fd2s	d_setup	1.09	fd2sp	d_setup	1.33
	d_hold	-0.32		d_hold	-0.33
	ti_setup	1.09		ti_setup	1.33
	ti_hold	-0.32		ti_hold	-0.33
	te_setup	1.17		te_setup	1.40
	te_hold	-0.39		te_hold	-0.40
	cp_pw0	0.59		cp_pw0	0.83
	cp_pw1	0.51		cp_pw1	0.51
	cd_rcvry	0.32		cd_rcvry	0.55
	cd_hold	0.52		cd_hold	0.53

fd2sl

D Flip-Flop with Scan, Synchronous Load, and Clear

Name: fd2sl


Description: D Flip-Flop with Scan, Synchronous Load, and Clear

Coding Syntax:

$u(q,qn)=fd2sl*(d,cp,cd,ti,te,ld)$

Logic Symbol:

Schematics:



Truth Table:

<i>cp</i>	<i>cd</i>	<i>ld</i>	<i>te</i>	<i>q</i>	<i>qn</i>
x	0	x	x	0	1
↑	1	1	x	d	\bar{d}
↑	1	0	0	q	qn
↑	1	0	1	\bar{tin}	tin

Loading Characteristics:

Values stated in standard loads.

Version	<i>d</i>	<i>ld</i>	<i>cp</i>	<i>cd</i>	<i>tin</i>	<i>te</i>
fd2sl	0.9	1.8	1.0	1.9	1.0	1.6
fd2slp	0.9	1.8	1.0	1.9	1.0	1.6

D Flip-Flop with Scan, Synchronous Load, and Clear

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
 Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
fd2sl	14	cp_to_qn	tpLH	1.04	1.12	1.28	1.44	1.61
			tpHL	0.92	0.96	1.04	1.12	1.20
		cp_to_q	tpLH	0.76	0.84	1.00	1.16	1.33
			tpHL	0.79	0.84	0.92	1.00	1.08
		cd_to_qn	tpLH	0.66	0.74	0.90	1.05	1.23
			tpHL	0.66	0.74	0.90	1.05	1.23
		cd_to_q	tpLH	0.41	0.45	0.54	0.62	0.69
			tpHL	0.41	0.45	0.54	0.62	0.69
fd2slp	16	cp_to_qn	tpLH	1.07	1.11	1.20	1.28	1.35
			tpHL	0.95	0.98	1.04	1.10	1.14
		cp_to_q	tpLH	0.75	0.79	0.87	0.95	1.03
			tpHL	0.79	0.82	0.88	0.92	0.96
		cd_to_qn	tpLH	0.70	0.75	0.83	0.91	0.99
			tpHL	0.70	0.75	0.83	0.91	0.99
		cd_to_q	tpLH	0.42	0.45	0.51	0.55	0.59
			tpHL	0.42	0.45	0.51	0.55	0.59

Timing Constraints:

Version	Parameters	Value	Version	Parameters	Value
fd2sl	d_setup	1.40	fd2slp	d_setup	1.50
	d_hold	-0.36		d_hold	-0.36
	ld_setup	1.40		ld_setup	1.50
	ld_hold	-0.36		ld_hold	-0.36
	te_hold	-0.63		te_hold	-0.63
	te_setup	1.81		te_setup	1.90
	tin_setup	1.90		tin_setup	2.01
	tin_hold	-0.63		tin_hold	-0.63
	cp_pw0	1.05		cp_pw0	1.14
	cp_pw1	0.51		cp_pw1	0.51
	cd_rcvry	0.66		cd_rcvry	0.77
	cd_hold	0.61		cd_hold	0.61

fd2sl2

D Flip-Flop with Clear, Scan, and Load

Name: fd2sl2



Description: D Flip-Flop with Clear, Scan, and Load

Coding Syntax:

$u(q,qn)=fd2sl2*(d,cp,cd,ti,te,ld)$

Logic Symbol:

Schematics:



Truth Table:

<i>cp</i>	<i>cd</i>	<i>ld</i>	<i>te</i>	<i>q</i>	<i>qn</i>
x	0	x	x	0	1
↑	1	0	0	q	qn
↑	1	1	0	d	\bar{d}
↑	1	x	1	ti	\bar{ti}

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>d</i>	<i>cp</i>	<i>cd</i>	<i>ti</i>	<i>te</i>	<i>ld</i>
fd2sl2	1.0	1.0	1.9	1.0	1.9	2.0
fd2sl2p	1.0	1.0	1.8	1.0	1.9	2.0

■ 5304804 0017110 T58 ■

LEA300K Internal Macrocells

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
 Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
fd2sl2	13	cp_to_qn	tpLH	1.03	1.11	1.28	1.45	1.63
			tpHL	0.93	0.99	1.08	1.16	1.25
		cp_to_q	tpLH	0.78	0.87	1.03	1.21	1.39
			tpHL	0.77	0.81	0.90	0.98	1.07
		cd_to_qn	tpLH	0.68	0.76	0.93	1.10	1.28
			tpHL	0.68	0.76	0.93	1.10	1.28
		cd_to_q	tpLH	0.42	0.47	0.55	0.64	0.72
			tpHL	0.42	0.47	0.55	0.64	0.72
fd2sl2p	14	cp_to_qn	tpLH	1.04	1.09	1.17	1.25	1.33
			tpHL	0.97	1.01	1.07	1.11	1.16
		cp_to_q	tpLH	0.77	0.81	0.89	0.97	1.04
			tpHL	0.76	0.79	0.84	0.89	0.93
		cd_to_qn	tpLH	0.68	0.73	0.81	0.90	0.97
			tpHL	0.68	0.73	0.81	0.90	0.97
		cd_to_q	tpLH	0.40	0.44	0.48	0.53	0.57
			tpHL	0.40	0.44	0.48	0.53	0.57

Timing Constraints:

Version	Parameters	Value	Version	Parameters	Value
fd2sl2	ld_setup	1.17	fd2sl2p	ld_setup	0.98
	ld_hold	-0.65		ld_hold	-0.65
	d_setup	1.38		d_setup	1.14
	d_hold	-0.81		d_hold	-0.83
	cp_pw0	0.52		cp_pw0	0.31
	cp_pw1	0.51		cp_pw1	0.51
	te_setup	1.07		te_setup	0.76
	te_hold	-0.35		te_hold	-0.35
	ti_setup	1.01		ti_setup	0.73
	ti_hold	-0.29		ti_hold	-0.32
	cd_rcvry	0.32		cd_rcvry	0.01
	cd_hold	0.52		cd_hold	0.51

■ 5304804 0017111 994 ■

fd2ts

D Flip-Flop with Clear and 3-State Output

Name: fd2ts



Description: D Flip-Flop with Clear and 3-State Output

Coding Syntax:

$u(z,q)=fd2ts*(d,cp,cd,rd)$

Logic Symbol:

Schematics:



Truth Table:

<i>d</i>	<i>cp</i>	<i>cd</i>	<i>q</i>
0	↑	1	0
1	↑	1	1
x	x	0	0

<i>rd</i>	<i>q</i>	<i>z</i>
0	x	hi-z
1	0	0
1	1	1

Loading Characteristics:

Values stated in standard loads.

Version	<i>d</i>	<i>cp</i>	<i>cd</i>	<i>rd</i>
fd2ts	1.0	1.0	1.8	1.4
fd2tsp	1.0	1.0	1.8	1.9

5304804 0017112 820

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
fd2ts	9	rd_to_z	tpLH	1.08	1.12	1.20	1.29	1.38
			tpHL	0.84	0.86	0.97	1.02	1.02
		cp_to_z	tpLH	1.01	1.05	1.15	1.23	1.29
			tpHL	0.93	0.97	1.01	1.08	1.28
		cp_to_q	tpLH	0.99	1.07	1.24	1.41	1.56
			tpHL	0.90	0.96	0.95	1.03	1.30
		cd_to_q	tpLH	0.55	0.61	0.59	0.67	0.95
			tpHL	0.55	0.61	0.59	0.67	0.95
cd_to_z	tpLH	0.58	0.62	0.66	0.73	0.93		
	tpHL	0.58	0.62	0.66	0.73	0.93		
fd2tsp	11	rd_to_z	tpLH	1.10	1.12	1.15	1.19	1.23
			tpHL	0.62	0.63	0.65	0.67	0.77
		cp_to_z	tpLH	1.00	1.03	1.07	1.11	1.16
			tpHL	0.95	0.98	1.03	1.08	1.07
		cp_to_q	tpLH	0.97	1.01	1.10	1.18	1.27
			tpHL	0.93	0.96	1.02	1.08	1.00
		cd_to_q	tpLH	0.58	0.61	0.67	0.73	0.65
			tpHL	0.58	0.61	0.67	0.73	0.65
cd_to_z	tpLH	0.60	0.63	0.68	0.73	0.72		
	tpHL	0.60	0.63	0.68	0.73	0.72		

Timing Constraints:

Version	Parameters	Value	Version	Parameters	Value
fd2ts	d_setup	1.14	fd2tsp	d_setup	1.25
	d_hold	-0.16		d_hold	-0.16
	cp_pw0	0.76		cp_pw0	0.87
	cp_pw1	0.51		cp_pw1	0.51
	cd_rcvry	0.42		cd_rcvry	0.52
	cd_hold	0.52		cd_hold	0.52

fd2x2

2-Bit D Flip-Flop, CD, Buffered

Name: fd2x2



Description: 2-Bit D Flip-Flop, CD, Buffered

Coding Syntax:

$u(q0,q1,q0n,q1n)=fd2x2(d0,d1,cp,cd)$

Logic Symbol:

Schematics:



Truth Table:

<i>d0</i>	<i>d1</i>	<i>cp</i>	<i>cd</i>	<i>q0</i>	<i>q0n</i>	<i>q1</i>	<i>q1n</i>
0	0	↑	1	0	1	0	1
0	1	↑	1	0	1	1	0
1	0	↑	1	1	0	0	1
1	1	↑	1	1	0	1	0
x	x	x	0	0	1	0	1

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>d0</i>	<i>d1</i>	<i>cp</i>	<i>cd</i>
fd2x2	1.0	1.0	1.0	3.7

■ 5304804 0017114 6T3 ■

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.

Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
fd2x2	16	cp_to_q0	tpLH	0.86	0.94	1.11	1.28	1.47
			tpHL	0.88	0.93	1.02	1.10	1.18
		cp_to_q0n	tpLH	1.12	1.20	1.36	1.53	1.71
			tpHL	0.96	1.01	1.10	1.18	1.26
		cp_to_q1	tpLH	0.86	0.94	1.11	1.28	1.47
			tpHL	0.88	0.93	1.02	1.10	1.18
		cp_to_q1n	tpLH	1.12	1.20	1.36	1.53	1.71
			tpHL	0.96	1.01	1.10	1.18	1.26
		cd_to_q0n	tpLH	0.65	0.73	0.89	1.06	1.25
			tpHL	0.65	0.73	0.89	1.06	1.25
		cd_to_q0	tpLH	0.41	0.46	0.55	0.63	0.71
			tpHL	0.41	0.46	0.55	0.63	0.71
		cd_to_q1n	tpLH	0.65	0.73	0.89	1.06	1.25
			tpHL	0.65	0.73	0.89	1.06	1.25
		cd_to_q1	tpLH	0.41	0.46	0.55	0.63	0.71
			tpHL	0.41	0.46	0.55	0.63	0.71

Timing Constraints:

Version	Parameters	Value
fd2x2	d0_setup	1.02
	d0_hold	-0.03
	d1_setup	1.02
	d1_hold	-0.03
	cp_pw0	0.71
	cp_pw1	0.51
	cd_rcvry	0.29
	cd_hold	0.63

■ 5304804 0017115 53T ■

fd2x4

4-Bit D Flip-Flop, CD, Buffered

Name: fd2x4



Description: 4-Bit D Flip-Flop, CD, Buffered

Coding Syntax:

$u(q0,q1,q2,q3,q0n,q1n,q2n,q3n)=fd2x4(d0,d1,d2,d3,cp,cd)$

Logic Symbol:

Schematics:



Truth Table:

d0	d1	d2	d3	cp	cd	q0	q0n	q1	q1n	q2	q2n	q3	q3n
0	0	0	0	↑	1	0	1	0	1	0	1	0	1
0	0	0	1	↑	1	0	1	0	1	0	1	1	0
0	0	1	0	↑	1	0	1	0	1	1	0	0	1
0	0	1	1	↑	1	0	1	0	1	1	0	1	0
0	1	0	0	↑	1	0	1	1	0	0	1	0	1
0	1	0	1	↑	1	0	1	1	0	0	1	1	0
0	1	1	0	↑	1	0	1	1	0	1	0	0	1
0	1	1	1	↑	1	0	1	1	0	1	0	1	0
1	0	0	0	↑	1	1	0	0	1	0	1	0	1
1	0	0	1	↑	1	1	0	0	1	0	1	1	0
1	0	1	0	↑	1	1	0	0	1	1	0	0	1
1	0	1	1	↑	1	1	0	0	1	1	0	1	0
1	1	0	0	↑	1	1	0	1	0	0	1	0	1
1	1	0	1	↑	1	1	0	1	0	0	1	1	0
1	1	1	0	↑	1	1	0	1	0	1	0	0	1
1	1	1	1	↑	1	1	0	1	0	1	0	1	0
x	x	x	x	x	0	0	1	0	1	0	1	0	1

Loading Characteristics:

Values stated in standard loads.

Version	d0	d1	d2	d3	cp	cd
fd2x4	1.0	1.0	1.0	1.0	1.9	7.4

■ 5304804 0017116 476 ■

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
 Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
fd2x4	31	cp to any q	tpLH	0.83	0.91	1.08	1.25	1.44
			tpHL	0.85	0.90	0.99	1.07	1.15
	cp to any qn	tpLH	1.08	1.16	1.33	1.50	1.68	
		tpHL	0.97	0.98	1.07	1.15	1.23	
	cd to any qn	tpLH	0.64	0.73	0.89	1.06	1.24	
		tpHL	0.64	0.73	0.89	1.06	1.24	
	cd to any q	tpLH	0.41	0.46	0.55	0.63	0.71	
		tpHL	0.41	0.46	0.55	0.63	0.71	

Timing Constraints:

Version	Parameters	Value
fd2x4	Any d setup	1.08
	Any d hold	-0.07
	cp_pw0	0.77
	cp_pw1	0.51
	cd_rcvry	0.40
	cd_hold	0.58

fd2x4l
4-Bit D Flip-Flop, CD, Buffered

Name: fd2x4l



Description: 4-Bit D Flip-Flop, CD, Buffered

Coding Syntax:

$u(q0,q1,q2,q3,q0n,q1n,q2n,q3n)=fd2x4l(d0,d1,d2,d3,cp,cd)$

Logic Symbol:

Schematics:



Truth Table:

d0	d1	d2	d3	cp	cd	q0	q0n	q1	q1n	q2	q2n	q3	q3n
0	0	0	0	↑	1	0	1	0	1	0	1	0	1
0	0	0	1	↑	1	0	1	0	1	0	1	1	0
0	0	1	0	↑	1	0	1	0	1	1	0	0	1
0	0	1	1	↑	1	0	1	0	1	1	0	1	0
0	1	0	0	↑	1	0	1	1	0	0	1	0	1
0	1	0	1	↑	1	0	1	1	0	0	1	1	0
0	1	1	0	↑	1	0	1	1	0	1	0	0	1
0	1	1	1	↑	1	0	1	1	0	1	0	1	0
1	0	0	0	↑	1	1	0	0	1	0	1	0	1
1	0	0	1	↑	1	1	0	0	1	0	1	1	0
1	0	1	0	↑	1	1	0	0	1	1	0	0	1
1	0	1	1	↑	1	1	0	0	1	1	0	1	0
1	1	0	0	↑	1	1	0	1	0	0	1	0	1
1	1	0	1	↑	1	1	0	1	0	0	1	1	0
1	1	1	0	↑	1	1	0	1	0	1	0	0	1
1	1	1	1	↑	1	1	0	1	0	1	0	1	0
x	x	x	x	x	0	0	1	0	1	0	1	0	1

Loading Characteristics:

Values stated in standard loads.

Version	d0	d1	d2	d3	cp	cd
fd2x4l	1.0	1.0	1.0	1.0	1.0	7.4

■ 5304804 0017118 249 ■

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
 Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
fd2x4l	30	cp to any q	tpLH	0.98	1.07	1.24	1.41	1.59
			tpHL	1.11	1.15	1.24	1.33	1.41
		cp to any qn	tpLH	1.33	1.42	1.58	1.75	1.94
			tpHL	1.22	1.23	1.25	1.31	1.39
		cd to any qn	tpLH	0.64	0.73	0.89	1.06	1.24
			tpHL	0.64	0.73	0.89	1.06	1.24
		cd to any q	tpLH	0.41	0.46	0.55	0.64	0.72
			tpHL	0.41	0.46	0.55	0.64	0.72

Timing Constraints:

Version	Parameters	Value
fd2x4l	Any d setup	0.88
	Any d hold	0.09
	cp_pw0	0.64
	cp_pw1	0.51
	cd_rcvry	-0.00
	cd_hold	0.83

5304804 0017119 185

fd3

D Flip-Flop with Clear, Set

Name: fd3



Description: D Flip-Flop with Clear, Set

Coding Syntax:

$u(q, qn) = fd3*(d, cp, cd, sd)$

Logic Symbol:

Schematics:



Truth Table:

<i>d</i>	<i>cp</i>	<i>cd</i>	<i>sd</i>	<i>q</i>	<i>qn</i>
0	↑	1	1	0	1
1	↑	1	1	1	0
x	x	0	1	0	1
x	x	1	0	1	0
x	x	0	0	0	0

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>d</i>	<i>cp</i>	<i>cd</i>	<i>sd</i>
fd3	1.0	1.0	1.9	1.8
fd3p	1.0	1.0	1.9	1.8

5304804 0017120 9T7

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads						
				2	4	8	12	16		
fd3	9	cp_to_q	tpLH	0.87	0.96	1.11	1.27	1.45		
			tpHL	0.79	0.84	0.93	1.01	1.09		
		cp_to_qn	tpLH	1.14	1.23	1.40	1.57	1.75		
			tpHL	0.94	0.97	1.06	1.14	1.22		
		cd_to_q	tpLH	0.41	0.46	0.55	0.63	0.71		
			tpHL	0.41	0.46	0.55	0.63	0.71		
		cd_to_qn	tpLH	0.76	0.85	1.02	1.19	1.37		
			tpHL	0.76	0.85	1.02	1.19	1.37		
		sd_to_q	tpLH	0.75	0.84	1.00	1.16	1.33		
			tpHL	0.75	0.84	1.00	1.16	1.33		
		sd_to_qn	tpLH	0.51	0.55	0.64	0.72	0.80		
			tpHL	0.51	0.55	0.64	0.72	0.80		
		fd3p	10	cp_to_q	tpLH	0.83	0.85	0.90	0.99	1.07
					tpHL	0.80	0.83	0.88	0.93	0.97
cp_to_qn	tpLH			1.18	1.23	1.32	1.41	1.50		
	tpHL			0.94	0.97	1.03	1.08	1.13		
cd_to_q	tpLH			0.42	0.46	0.51	0.55	0.60		
	tpHL			0.42	0.46	0.51	0.55	0.60		
cd_to_qn	tpLH			0.80	0.85	0.95	1.04	1.12		
	tpHL			0.80	0.85	0.95	1.04	1.12		
sd_to_q	tpLH			0.90	0.92	0.98	1.06	1.14		
	tpHL			0.90	0.92	0.98	1.06	1.14		
sd_to_qn	tpLH			0.53	0.56	0.62	0.67	0.71		
	tpHL			0.53	0.56	0.62	0.67	0.71		

■ 5304804 0017121 833 ■

fd3**D Flip-Flop with Clear, Set**

Timing Constraints:

<i>Version</i>	<i>Parameters</i>	<i>Value</i>	<i>Version</i>	<i>Parameters</i>	<i>Value</i>
fd3	d_setup	0.47	fd3p	d_setup	0.47
	d_hold	-0.17		d_hold	-0.17
	cd_rcvry	0.32		cd_rcvry	0.60
	cd_hold	0.55		cd_hold	0.55
	sd_rcvry	0.19		sd_rcvry	0.19
	sd_hold	0.11		sd_hold	-0.00
	cp_pw0	0.24		cp_pw0	0.24
	cp_pw1	0.53		cp_pw1	0.53

■ 5304804 0017122 77T ■

Name: fd3s



Description: D Flip-Flop with Clear, Set, and Scan

Coding Syntax:

$u(q,qn)=fd3s*(d,cp,cd,sd,ti,te)$

Logic Symbol:

Schematics:



Truth Table:

<i>d</i>	<i>ti</i>	<i>te</i>	<i>cp</i>	<i>cd</i>	<i>sd</i>	<i>q</i>	<i>qn</i>
0	x	0	↑	1	1	0	1
1	x	0	↑	1	1	1	0
x	0	1	↑	1	1	0	1
x	1	1	↑	1	1	1	0
x	x	x	x	0	1	0	1
x	x	x	x	1	0	1	0
x	x	x	x	0	0	0	0

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>d</i>	<i>cp</i>	<i>cd</i>	<i>sd</i>	<i>ti</i>	<i>te</i>
fd3s	1.0	1.0	1.9	1.8	1.0	2.0
fd3sp	1.0	1.0	1.9	1.8	1.0	2.0

fd3s

D Flip-Flop with Clear, Set, and Scan

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
 Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads						
				2	4	8	12	16		
fd3s	11	cp_to_q	tpLH	0.79	0.87	1.04	1.21	1.39		
			tpHL	0.79	0.84	0.93	1.01	1.09		
		cp_to_qn	tpLH	1.14	1.23	1.40	1.57	1.76		
			tpHL	0.89	0.94	1.02	1.11	1.19		
		cd_to_qn	tpLH	0.76	0.85	1.02	1.19	1.37		
			tpHL	0.76	0.85	1.02	1.19	1.37		
		cd_to_q	tpLH	0.41	0.46	0.55	0.63	0.71		
			tpHL	0.41	0.46	0.55	0.63	0.71		
		sd_to_q	tpLH	0.79	0.87	1.04	1.21	1.39		
			tpHL	0.79	0.87	1.04	1.21	1.39		
		sd_to_qn	tpLH	0.54	0.59	0.68	0.76	0.84		
			tpHL	0.54	0.59	0.68	0.76	0.84		
		fd3sp	12	cp_to_q	tpLH	0.78	0.82	0.91	0.99	1.07
					tpHL	0.79	0.83	0.88	0.93	0.98
cp_to_qn	tpLH			1.19	1.23	1.32	1.41	1.50		
	tpHL			0.94	0.97	1.03	1.08	1.12		
cd_to_qn	tpLH			0.81	0.85	0.95	1.04	1.12		
	tpHL			0.81	0.85	0.95	1.04	1.12		
cd_to_q	tpLH			0.42	0.46	0.51	0.56	0.60		
	tpHL			0.42	0.46	0.51	0.56	0.60		
sd_to_q	tpLH			0.85	0.89	0.98	1.06	1.14		
	tpHL			0.85	0.89	0.98	1.06	1.14		
sd_to_qn	tpLH			0.53	0.56	0.61	0.67	0.71		
	tpHL			0.53	0.56	0.61	0.67	0.71		

5304804 0017124 542

Timing Constraints:

<i>Version</i>	<i>Parameters</i>	<i>Value</i>	<i>Version</i>	<i>Parameters</i>	<i>Value</i>
fd3s	d_setup	1.07	fd3sp	d_setup	1.32
	d_hold	-0.37		d_hold	-0.38
	ti_setup	1.07		ti_setup	1.32
	ti_hold	-0.37		ti_hold	-0.38
	te_setup	1.11		te_setup	1.35
	te_hold	-0.40		te_hold	-0.40
	cp_pw0	0.57		cp_pw0	0.81
	cp_pw1	0.53		cp_pw1	0.53
	cd_rcvry	0.32		cd_rcvry	0.55
	cd_hold	0.58		cd_hold	0.58
	sd_rcvry	0.51		sd_rcvry	0.50
	sd_hold	-0.19		sd_hold	-0.19

■ 5304804 0017125 489 ■

fd3x2

2-Bit D Flip-Flop, CD, SD, Buffered

Name: fd3x2



Description: 2-Bit D Flip-Flop, CD, SD, Buffered

Coding Syntax:

$u(q0,q1,q0n,q1n)=fd3x2(d0,d1,cp,cd,sd)$

Logic Symbol:

Schematics:



Truth Table:

<i>d0</i>	<i>d1</i>	<i>cp</i>	<i>cd</i>	<i>sd</i>	<i>q0</i>	<i>q0n</i>	<i>q1</i>	<i>q1n</i>
0	0	↑	1	1	0	1	0	1
0	1	↑	1	1	0	1	1	0
1	0	↑	1	1	1	0	0	1
1	1	↑	1	1	1	0	1	0
x	x	x	0	1	0	1	0	1
x	x	x	1	0	1	0	1	0
x	x	x	0	0	0	0	0	0

Loading Characteristics:

Values stated in standard loads.

Version	<i>d0</i>	<i>d1</i>	<i>cp</i>	<i>cd</i>	<i>sd</i>
fd3x2	1.0	1.0	1.0	3.7	3.6

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
fd3x2	18	cp to any q	tpLH	0.86	0.94	1.11	1.28	1.46
			tpHL	0.91	0.96	1.05	1.14	1.22
		cp to any qn	tpLH	1.24	1.34	1.51	1.69	1.86
			tpHL	1.06	1.07	1.10	1.18	1.26
		cd to any qn	tpLH	0.74	0.83	1.01	1.18	1.36
			tpHL	0.74	0.83	1.01	1.18	1.36
		cd to any q	tpLH	0.41	0.46	0.55	0.63	0.71
			tpHL	0.41	0.46	0.55	0.63	0.71
		sd to any q	tpLH	0.79	0.87	1.03	1.21	1.38
			tpHL	0.79	0.87	1.03	1.21	1.38
		sd to any qn	tpLH	0.63	0.65	0.67	0.75	0.84
			tpHL	0.63	0.65	0.67	0.75	0.84

Timing Constraints:

Version	Parameters	Value
fd3x2	Any d setup	1.00
	Any d hold	-0.03
	cp_pw0	0.68
	cp_pw1	0.53
	cd_rcvry	0.29
	cd_hold	0.68
	sd_rcvry	0.38
	sd_hold	-0.09

■ 5304804 0017127 251 ■

fd3x4
4-Bit D Flip-Flop, CD, SD, Buffered

Name: fd3x4



Description: 4-Bit D Flip-Flop, CD, SD, Buffered

Coding Syntax:

$u(q0,q1,q2,q3,q0n,q1n,q2n,q3n)=fd3x4(d0,d1,d2,d3,cp,cd,sd)$

Logic Symbol:

Schematics:



Truth Table:

<i>d0</i>	<i>d1</i>	<i>d2</i>	<i>d3</i>	<i>cp</i>	<i>cd</i>	<i>sd</i>	<i>q0</i>	<i>q0n</i>	<i>q1</i>	<i>q1n</i>	<i>q2</i>	<i>q2n</i>	<i>q3</i>	<i>q3n</i>
0	0	0	0	↑	1	1	0	1	0	1	0	1	0	1
0	0	0	1	↑	1	1	0	1	0	1	0	1	1	0
0	0	1	0	↑	1	1	0	1	0	1	1	0	0	1
0	0	1	1	↑	1	1	0	1	0	1	1	0	1	0
0	1	0	0	↑	1	1	0	1	1	0	0	1	0	1
0	1	0	1	↑	1	1	0	1	1	0	0	1	1	0
0	1	1	0	↑	1	1	0	1	1	0	1	0	0	1
0	1	1	1	↑	1	1	0	1	1	0	1	0	1	0
1	0	0	0	↑	1	1	1	0	0	1	0	1	0	1
1	0	0	1	↑	1	1	1	0	0	1	0	1	1	0
1	0	1	0	↑	1	1	1	0	0	1	1	0	0	1
1	0	1	1	↑	1	1	1	0	0	1	1	0	1	0
1	1	0	0	↑	1	1	1	0	1	0	0	1	0	1
1	1	0	1	↑	1	1	1	0	1	0	0	1	1	0
1	1	1	0	↑	1	1	1	0	1	0	1	0	0	1
1	1	1	1	↑	1	1	1	0	1	0	1	0	1	0
x	x	x	x	x	0	1	0	1	0	1	0	1	0	1
x	x	x	x	x	1	0	1	0	1	0	1	0	1	0
x	x	x	x	x	0	0	0	0	0	0	0	0	0	0

5304804 0017128 198

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>d0</i>	<i>d1</i>	<i>d2</i>	<i>d3</i>	<i>cp</i>	<i>cd</i>	<i>sd</i>
fd3x4	1.0	1.0	1.0	1.0	1.9	7.4	7.2

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

<i>Version</i>	<i>Gate Count</i>	<i>Delay Path</i>	<i>Output</i>	<i>Standard Loads</i>				
				<i>2</i>	<i>4</i>	<i>8</i>	<i>12</i>	<i>16</i>
fd3x4	35	cp to any q	tpLH	0.83	0.92	1.08	1.25	1.43
			tpHL	0.88	0.93	1.02	1.10	1.18
		cp to any qn	tpLH	1.23	1.32	1.49	1.66	1.84
			tpHL	1.02	1.03	1.07	1.15	1.23
		cd to any qn	tpLH	0.75	0.85	1.02	1.19	1.37
			tpHL	0.75	0.85	1.02	1.19	1.37
		cd to any qn	tpLH	0.41	0.46	0.55	0.63	0.71
			tpHL	0.41	0.46	0.55	0.63	0.71
		sd to any q	tpLH	0.78	0.87	1.03	1.21	1.39
			tpHL	0.78	0.87	1.03	1.21	1.39
		sd to any qn	tpLH	0.63	0.64	0.67	0.75	0.84
			tpHL	0.63	0.64	0.67	0.75	0.84

Timing Constraints:

<i>Version</i>	<i>Parameters</i>	<i>Value</i>
fd3x4	Any d setup	0.98
	Any d hold	-0.07
	cp_pwl	0.67
	cp_pw0	0.53
	cd_hold	0.29
	cd_rcvry	0.65
	sd_hold	0.42
	sd_rcvry	-0.14

5304804 0017129 024

LEA300K Internal Macrocells

fd3x4I
4-Bit D Flip-Flop, CD, SD, Buffered

Name: fd3x4I



Description: 4-Bit D Flip-Flop, CD, SD, Buffered

Coding Syntax:

$u(q0,q1,q2,q3,q0n,q1n,q2n,q3n)=fd3x4I(d0,d1,d2,d3,cp,cd,sd)$

Logic Symbol:

Schematics:



Truth Table:

d0	d1	d2	d3	cp	cd	sd	q0	q0n	q1	q1n	q2	q2n	q3	q3n
0	0	0	0	↑	1	1	0	1	0	1	0	1	0	1
0	0	0	1	↑	1	1	0	1	0	1	0	1	1	0
0	0	1	0	↑	1	1	0	1	0	1	1	0	0	1
0	0	1	1	↑	1	1	0	1	0	1	1	0	1	0
0	1	0	0	↑	1	1	0	1	1	0	0	1	0	1
0	1	0	1	↑	1	1	0	1	1	0	0	1	1	0
0	1	1	0	↑	1	1	0	1	1	0	1	0	0	1
0	1	1	1	↑	1	1	0	1	1	0	1	0	1	0
1	0	0	0	↑	1	1	1	0	0	1	0	1	0	1
1	0	0	1	↑	1	1	1	0	0	1	0	1	1	0
1	0	1	0	↑	1	1	1	0	0	1	1	0	0	1
1	0	1	1	↑	1	1	1	0	0	1	1	0	1	0
1	1	0	0	↑	1	1	1	0	1	0	0	1	0	1
1	1	0	1	↑	1	1	1	0	1	0	0	1	1	0
1	1	1	0	↑	1	1	1	0	1	0	1	0	0	1
1	1	1	1	↑	1	1	1	0	1	0	1	0	1	0
x	x	x	x	x	0	1	0	1	0	1	0	1	0	1
x	x	x	x	x	1	0	1	0	1	0	1	0	1	0
x	x	x	x	x	0	0	0	0	0	0	0	0	0	0

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>d0</i>	<i>d1</i>	<i>d2</i>	<i>d3</i>	<i>cp</i>	<i>cd</i>	<i>sd</i>
fd3x4l	1.0	1.0	1.0	1.0	1.0	7.4	7.2

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
 Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

<i>Version</i>	<i>Gate Count</i>	<i>Delay Path</i>	<i>Output</i>	<i>Standard Loads</i>				
				<i>2</i>	<i>4</i>	<i>8</i>	<i>12</i>	<i>16</i>
fd3x4l	33	cp to any q	tpLH	0.99	1.07	1.23	1.41	1.59
			tpHL	1.13	1.19	1.28	1.36	1.44
		cp to any qn	tpLH	1.48	1.57	1.74	1.91	2.10
			tpHL	1.28	1.29	1.31	1.33	1.39
		cd to any qn	tpLH	0.75	0.85	1.02	1.19	1.38
			tpHL	0.75	0.85	1.02	1.19	1.38
		cd to any q	tpLH	0.41	0.46	0.55	0.63	0.71
			tpHL	0.41	0.46	0.55	0.63	0.71
		sd to any q	tpLH	0.78	0.87	1.03	1.20	1.38
			tpHL	0.78	0.87	1.03	1.20	1.38
		sd to any qn	tpLH	0.73	0.74	0.76	0.78	0.84
			tpHL	0.73	0.74	0.76	0.78	0.84

Timing Constraints:

<i>Version</i>	<i>Parameters</i>	<i>Value</i>
fd3x4l	Any d setup	0.84
	Any d hold	0.08
	cp_pw0	0.62
	cp_pw1	0.53
	cd_rcvry	0.04
	cd_hold	0.83
	sd_rcvry	0.24
	sd_hold	0.01

fd4

D Flip-Flop with Set

Name: fd4



Description: D Flip-Flop with Set

Coding Syntax:

$u(q,qn)=fd4*(d,cp,sd)$

Logic Symbol:

Schematics:



Truth Table:

<i>d</i>	<i>cp</i>	<i>sd</i>	<i>q</i>	<i>qn</i>
0	↑	1	0	1
1	↑	1	1	0
x	x	0	1	0

Loading Characteristics:

Values stated in standard loads.

Version	<i>d</i>	<i>cp</i>	<i>sd</i>
fd4	1.0	1.0	1.8
fd4p	1.0	1.0	1.8

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.

Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
fd4	8	cp_to_q	tpLH	0.84	0.91	1.07	1.22	1.40
			tpHL	0.79	0.84	0.93	1.01	1.09
		cp_to_qn	tpLH	1.00	1.09	1.25	1.42	1.60
			tpHL	0.86	0.92	1.01	1.09	1.17
		sd_to_q	tpLH	0.68	0.75	0.91	1.07	1.24
			tpHL	0.68	0.75	0.91	1.07	1.24
		sd_to_qn	tpLH	0.48	0.55	0.64	0.72	0.79
			tpHL	0.48	0.55	0.64	0.72	0.79

AC Characteristics: (Cont.)

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal. Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
fd4p	9	cp_to_q	tpLH	0.70	0.75	0.82	0.90	0.99
			tpHL	0.80	0.83	0.88	0.93	0.97
		cp_to_qn	tpLH	1.05	1.10	1.18	1.27	1.35
			tpHL	0.86	0.89	0.95	0.99	1.04
		sd_to_q	tpLH	0.74	0.79	0.87	0.95	1.03
			tpHL	0.74	0.79	0.87	0.95	1.03
		sd_to_qn	tpLH	0.53	0.56	0.61	0.66	0.71
			tpHL	0.53	0.56	0.61	0.66	0.71

Timing Constraints:

Version	Parameters	Value	Version	Parameters	Value
fd4	d_setup	0.44	fd4p	d_setup	1.29
	d_hold	-0.17		d_hold	-0.17
	cp_pw0	0.24		cp_pw0	0.95
	cp_pw1	0.49		cp_pw1	0.49
	sd_rcvry	0.44		sd_rcvry	0.44
	sd_hold	-0.19		sd_hold	-0.19

■ 5304804 0017133 555 ■

fd4s

D Flip-Flop with Set, Scan


Name: fd4s

Description: D Flip-Flop with Set, Scan


Coding Syntax:

$u(q,qn)=fd4s*(d,cp,sd,ti,te)$

Logic Symbol:



Schematics:



Truth Table:

<i>d</i>	<i>ti</i>	<i>te</i>	<i>cp</i>	<i>sd</i>	<i>q</i>	<i>qn</i>
0	x	0	↑	1	0	1
1	x	0	↑	1	1	0
x	0	1	↑	1	0	1
x	1	1	↑	1	1	0
x	x	x	x	0	1	0

Loading Characteristics:

Values stated in standard loads.

Version	<i>d</i>	<i>cp</i>	<i>sd</i>	<i>ti</i>	<i>te</i>
fd4s	1.0	1.0	1.8	1.0	2.0
fd4sp	1.0	1.0	1.8	1.0	2.0

■ 5304804 0017134 491 ■

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
fd4s	10	cp_to_qn	tpLH	1.00	1.09	1.25	1.43	1.61
			tpHL	0.83	0.87	0.96	1.04	1.12
		cp_to_q	tpLH	0.72	0.80	0.96	1.13	1.32
			tpHL	0.79	0.84	0.93	1.01	1.09
		sd_to_qn	tpLH	0.54	0.59	0.67	0.76	0.84
			tpHL	0.54	0.59	0.67	0.76	0.84
		sd_to_q	tpLH	0.71	0.78	0.95	1.12	1.30
			tpHL	0.71	0.78	0.95	1.12	1.30
fd4sp	11	cp_to_qn	tpLH	1.05	1.10	1.18	1.27	1.35
			tpHL	0.86	0.89	0.94	0.99	1.04
		cp_to_q	tpLH	0.69	0.74	0.82	0.90	0.98
			tpHL	0.80	0.83	0.88	0.93	0.97
		sd_to_qn	tpLH	0.53	0.56	0.61	0.66	0.71
			tpHL	0.53	0.56	0.61	0.66	0.71
		sd_to_q	tpLH	0.74	0.79	0.87	0.95	1.03
			tpHL	0.74	0.79	0.87	0.95	1.03

Timing Constraints:

Version	Parameters	Value	Version	Parameters	Value
fd4s	d_setup	0.75	fd4sp	d_setup	0.70
	d_hold	-0.40		d_hold	-0.36
	ti_setup	0.75		ti_setup	0.70
	ti_hold	-0.40		ti_hold	-0.36
	te_setup	0.75		te_setup	0.75
	te_hold	-0.40		te_hold	-0.41
	cp_pw0	0.35		cp_pw0	0.34
	cp_pw1	0.49		cp_pw1	0.49
	sd_rcvry	0.54		sd_rcvry	0.52
	sd_hold	-0.19		sd_hold	-0.19

■ 5304804 0017135 328 ■

fd4x2

2-Bit D Flip-Flop, SD, Buffered

Name: fd4x2



Description: 2-Bit D Flip-Flop, SD, Buffered

Coding Syntax:

$u(q0, q1, q0n, q1n) = fd4x2(d0, d1, cp, sd)$

Logic Symbol:

Schematics:



Truth Table:

<i>d0</i>	<i>d1</i>	<i>cp</i>	<i>cd</i>	<i>q0</i>	<i>q0n</i>	<i>q1</i>	<i>q1n</i>
0	0	↑	1	0	1	0	1
0	1	↑	1	0	1	1	0
1	0	↑	1	1	0	0	1
1	1	↑	1	1	0	1	0
x	x	x	0	0	1	1	0

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>d0</i>	<i>d1</i>	<i>cp</i>	<i>sd</i>
fd4x2	1.0	1.0	1.0	3.6

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
fd4x2	16	cp to any q	tpLH	0.80	0.87	1.04	1.21	1.39
			tpHL	0.92	0.97	1.05	1.14	1.22
		cp to any qn	tpLH	1.13	1.21	1.38	1.55	1.74
			tpHL	0.90	0.94	1.03	1.11	1.19
		sd to any q	tpLH	0.70	0.78	0.95	1.12	1.30
			tpHL	0.70	0.78	0.95	1.12	1.30
		sd to any qn	tpLH	0.53	0.58	0.67	0.75	0.83
			tpHL	0.53	0.58	0.67	0.75	0.83



Timing Constraints:

Version	Parameters	Value
fd4x2	Any d setup	0.40
	Any d hold	-0.07
	cp_pw0	0.26
	cp_pw1	0.49
	sd_rcvry	0.35
	sd_hold	-0.09

fd4x4
4-Bit D Flip-Flop, SD, Buffered

Name: fd4x4
 Coding Syntax:
 Logic Symbol:

Description: 4-Bit D Flip-Flop, SD, Buffered
 $u(q0,q1,q2,q3,q0n,q1n,q2n,q3n)=fd4x4(d0,d1,d2,d3,cp,sd)$
 Schematics:



Truth Table:

d0	d1	d2	d3	cp	sd	q0	q0n	q1	q1n	q2	q2n	q3	q3n
0	0	0	0	↑	1	0	1	0	1	0	1	0	1
0	0	0	1	↑	1	0	1	0	1	0	1	1	0
0	0	1	0	↑	1	0	1	0	1	1	0	0	1
0	0	1	1	↑	1	0	1	0	1	1	0	1	0
0	1	0	0	↑	1	0	1	1	0	0	1	0	1
0	1	0	1	↑	1	0	1	1	0	0	1	1	0
0	1	1	0	↑	1	0	1	1	0	1	0	0	1
0	1	1	1	↑	1	0	1	1	0	1	0	1	0
1	0	0	0	↑	1	1	0	0	1	0	1	0	1
1	0	0	1	↑	1	1	0	0	1	0	1	1	0
1	0	1	0	↑	1	1	0	0	1	1	0	0	1
1	0	1	1	↑	1	1	0	0	1	1	0	1	0
1	1	0	0	↑	1	1	0	1	0	0	1	0	1
1	1	0	1	↑	1	1	0	1	0	0	1	1	0
1	1	1	0	↑	1	1	0	1	0	1	0	0	1
1	1	1	1	↑	1	1	0	1	0	1	0	1	0
x	x	x	x	x	0	1	0	1	0	1	0	1	0

Loading Characteristics:

Values stated in standard loads.

Version	d0	d1	d2	d3	cp	sd
fd4x4	1.0	1.0	1.0	1.0	1.9	7.2

5304804 0017138 037

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
 Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
fd4x4	31	sd to any q	tpLH	0.70	0.78	0.95	1.12	1.30
			tpHL	0.70	0.78	0.95	1.12	1.30
		cp to any q	tpLH	0.77	0.85	1.01	1.18	1.37
			tpHL	0.89	0.94	1.02	1.10	1.19
		cp to any qn	tpLH	1.10	1.18	1.35	1.52	1.70
			tpHL	0.87	0.92	1.01	1.09	1.17
		sd to any qn	tpLH	0.53	0.58	0.67	0.75	0.83
			tpHL	0.53	0.58	0.67	0.75	0.83

Timing Constraints:

Version	Parameters	Value
fd4x4	Any d setup	0.43
	Any d hold	-0.08
	cp_pw0	0.30
	cp_pw1	0.49
	sd_rcvry	0.46
	sd_hold	-0.17

fd4x4I

4-Bit D Flip-Flop, SD, Buffered


Name: fd4x4I

Description: 4-Bit D Flip-Flop, SD, Buffered


Coding Syntax:

$u(q0,q1,q2,q3,q0n,q1n,q2n,q3n)=fd4x4I(d0,d1,d2,d3,cp,sd)$

Logic Symbol:



Schematics:



Truth Table:

d0	d1	d2	d3	cp	sd	q0	q0n	q1	q1n	q2	q2n	q3	q3n
0	0	0	0	↑	1	0	1	0	1	0	1	0	1
0	0	0	1	↑	1	0	1	0	1	0	1	1	0
0	0	1	0	↑	1	0	1	0	1	1	0	0	1
0	0	1	1	↑	1	0	1	0	1	1	0	1	0
0	1	0	0	↑	1	0	1	1	0	0	1	0	1
0	1	0	1	↑	1	0	1	1	0	0	1	1	0
0	1	1	0	↑	1	0	1	1	0	1	0	0	1
0	1	1	1	↑	1	0	1	1	0	1	0	1	0
1	0	0	0	↑	1	1	0	0	1	0	1	0	1
1	0	0	1	↑	1	1	0	0	1	0	1	1	0
1	0	1	0	↑	1	1	0	0	1	1	0	0	1
1	0	1	1	↑	1	1	0	0	1	1	0	1	0
1	1	0	0	↑	1	1	0	1	0	0	1	0	1
1	1	0	1	↑	1	1	0	1	0	0	1	1	0
1	1	1	0	↑	1	1	0	1	0	1	0	0	1
1	1	1	1	↑	1	1	0	1	0	1	0	1	0
x	x	x	x	x	0	1	0	1	0	1	0	1	0

Loading Characteristics:

Values stated in standard loads.

Version	d0	d1	d2	d3	cp	sd
fd4x4I	1.0	1.0	1.0	1.0	1.0	7.2

■ 5304804 0017140 795 ■

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
fd4x4l	30	sd to any q	tpLH	0.70	0.78	0.94	1.12	1.29
			tpHL	0.70	0.78	0.94	1.12	1.29
		cp to any q	tpLH	0.92	1.00	1.16	1.34	1.52
			tpHL	1.14	1.19	1.28	1.36	1.44
		cp to any qn	tpLH	1.36	1.44	1.61	1.78	1.96
			tpHL	1.02	1.07	1.16	1.24	1.32
		sd to any qn	tpLH	0.53	0.58	0.67	0.75	0.83
			tpHL	0.53	0.58	0.67	0.75	0.83

Timing Constraints:

Version	Parameters	Value
fd4x4l	Any d setup	0.31
	Any d hold	0.09
	cp_pw0	0.28
	cp_pw1	0.49
	sd_rcvry	0.32
	sd_hold	-0.04

5304804 0017141 621

fdn1 D Flip-Flop

Name: fdn1



Description: D Flip-Flop

Coding Syntax:

$u(q,qn)=fdn1*(d,cpn)$

Logic Symbol:

Schematics:



Truth Table:

<i>d</i>	<i>cpn</i>	<i>q</i>	<i>qn</i>
0	↓	0	1
1	↓	1	0

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>d</i>	<i>cpn</i>
fdn1	1.0	1.0
fdn1p	1.0	1.0

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.

Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

<i>Version</i>	<i>Gate Count</i>	<i>Delay Path</i>	<i>Output</i>	<i>Standard Loads</i>				
				<i>2</i>	<i>4</i>	<i>8</i>	<i>12</i>	<i>16</i>
fdn1	7	cpn_to_q	tpLH	0.72	0.80	0.97	1.14	1.32
			tpHL	0.68	0.72	0.81	0.90	0.98
		cpn_to_qn	tpLH	0.81	0.89	1.07	1.24	1.43
			tpHL	0.83	0.88	0.96	1.04	1.12
fdn1p	8	cpn_to_q	tpLH	0.70	0.74	0.82	0.91	0.99
			tpHL	0.68	0.71	0.77	0.82	0.86
		cpn_to_qn	tpLH	0.86	0.90	0.98	1.06	1.15
			tpHL	0.87	0.90	0.95	1.00	1.04

5304804 0017142 568

LEA300K Internal Macrocells

Timing Constraints:

<i>Version</i>	<i>Parameters</i>	<i>Value</i>	<i>Version</i>	<i>Parameters</i>	<i>Value</i>
fdn1	d_setup	0.44	fdn1p	d_setup	0.67
	d_hold	-0.20		d_hold	0.11
	cpn_pw1	0.24		cpn_pw1	0.49
	cpn_pw0	0.42		cpn_pw0	0.42

■ 5304804 0017143 4T4 ■

fdn2
D Flip-Flop with Clear

Name: fdn2



Description: D Flip-Flop with Clear

Coding Syntax:

$u(q,qn)=fdn2*(d,cpn,cd)$

Logic Symbol:

Schematics:



Truth Table:

<i>d</i>	<i>cpn</i>	<i>cd</i>	<i>q</i>	<i>qn</i>
0	↓	1	0	1
1	↓	1	1	0
x	x	0	0	1

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>d</i>	<i>cpn</i>	<i>cd</i>
fdn2	1.0	1.0	1.9
fdn2p	1.0	1.0	1.9

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
fdn2	8	cpn_to_q	tpLH	0.80	0.88	1.05	1.22	1.40
			tpHL	0.95	1.00	1.09	1.17	1.26
		cpn_to_qn	tpLH	0.91	1.00	1.16	1.33	1.51
			tpHL	0.89	0.94	1.03	1.11	1.19
		cd_to_qn	tpLH	0.65	0.73	0.89	1.06	1.25
			tpHL	0.65	0.73	0.89	1.06	1.25
		cd_to_q	tpLH	0.41	0.46	0.55	0.63	0.72
			tpHL	0.41	0.46	0.55	0.63	0.72
fdn2p	9	cpn_to_q	tpLH	0.78	0.83	0.91	1.00	1.08
			tpHL	0.68	0.71	0.77	0.82	0.86
		cpn_to_qn	tpLH	0.94	0.98	1.07	1.16	1.24
			tpHL	0.96	0.99	1.05	1.09	1.14
		cd_to_qn	tpLH	0.68	0.72	0.81	0.89	0.98
			tpHL	0.68	0.72	0.81	0.89	0.98
		cd_to_q	tpLH	0.42	0.45	0.51	0.56	0.60
			tpHL	0.42	0.45	0.51	0.56	0.60

Timing Constraints:

Version	Parameters	Value	Version	Parameters	Value
fdn2	d_setup	0.96	fdn2p	d_setup	1.16
	d_hold	-0.23		d_hold	-0.21
	cpn_pw0	0.42		cpn_pw0	0.42
	cpn_pw1	0.74		cpn_pw1	0.93
	cd_rcvry	0.31		cd_rcvry	0.53
	cd_hold	0.56		cd_hold	0.57

fdn2s

D Flip-Flop with Clear, Scan

Name: fdn2s



Description: D Flip-Flop with Clear, Scan

Coding Syntax:

$u(q, qn) = \text{fdn2s}(d, cpn, cd, ti, te)$

Logic Symbol:

Schematics:



Truth Table:

<i>d</i>	<i>ti</i>	<i>te</i>	<i>cpn</i>	<i>cd</i>	<i>q</i>	<i>qn</i>
0	x	0	↓	1	0	1
1	x	0	↓	1	1	0
x	0	1	↓	1	0	1
x	1	1	↓	1	1	0
x	x	x	x	0	0	1

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>d</i>	<i>cpn</i>	<i>cd</i>	<i>ti</i>	<i>te</i>
fdn2s	0.9	1.0	1.9	1.0	1.9
fdn2sp	0.9	1.0	1.9	1.0	1.9

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
fdn2s	10	cpn_to_qn	tpLH	0.91	1.00	1.16	1.33	1.51
			tpHL	0.89	0.94	1.03	1.11	1.19
		cpn_to_q	tpLH	0.80	0.88	1.05	1.22	1.40
			tpHL	0.95	1.00	1.09	1.17	1.26
		cd_to_qn	tpLH	0.65	0.73	0.89	1.06	1.25
			tpHL	0.65	0.73	0.89	1.06	1.25
		cd_to_q	tpLH	0.41	0.47	0.55	0.64	0.72
			tpHL	0.41	0.47	0.55	0.64	0.72
fdn2sp	11	cpn_to_qn	tpLH	0.94	0.98	1.07	1.16	1.24
			tpHL	0.96	0.99	1.05	1.09	1.14
		cpn_to_q	tpLH	0.78	0.83	0.91	1.00	1.08
			tpHL	0.68	0.72	0.77	0.82	0.86
		cd_to_qn	tpLH	0.68	0.72	0.81	0.89	0.98
			tpHL	0.68	0.72	0.81	0.89	0.98
		cd_to_q	tpLH	0.42	0.46	0.51	0.56	0.60
			tpHL	0.42	0.46	0.51	0.56	0.60

Timing Constraints:

Version	Parameters	Value	Version	Parameters	Value
fdn2s	d_setup	1.05	fdn2sp	d_setup	1.38
	d_hold	-0.38		d_hold	-0.32
	ti_setup	1.05		ti_setup	1.38
	ti_hold	-0.38		ti_hold	-0.32
	te_setup	1.10		te_setup	1.43
	te_hold	-0.43		te_hold	-0.36
	cpn_pw0	0.42		cpn_pw0	0.42
	cpn_pw1	0.65		cpn_pw1	0.98
	cd_rcvry	0.31		cd_rcvry	0.70
	cd_hold	0.52		cd_hold	0.52

fds2

D Flip-Flop with Synchronous Clear

Name: fds2



Description: D Flip-Flop with Synchronous Clear

Coding Syntax:

$u(q,qn)=fds2*(d,cp,cr)$

Logic Symbol:

Schematics:



Truth Table:

<i>d</i>	<i>cr</i>	<i>cp</i>	<i>q</i>	<i>qn</i>
x	0	↑	0	1
0	x	↑	0	1
1	1	↑	1	0

Loading Characteristics:

Values stated in standard loads.

Version	<i>d</i>	<i>cp</i>	<i>cr</i>
fds2	1.0	1.0	1.0
fds2p	1.0	1.0	1.0

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
fds2	7	cp_to_q	tpLH	0.71	0.79	0.96	1.13	1.31
			tpHL	0.77	0.81	0.90	0.98	1.06
		cp_to_qn	tpLH	0.91	0.99	1.15	1.32	1.50
			tpHL	0.82	0.87	0.95	1.04	1.12
fds2p	8	cp_to_q	tpLH	0.72	0.74	0.81	0.90	0.98
			tpHL	0.76	0.80	0.85	0.90	0.94
		cp_to_qn	tpLH	0.94	0.98	1.06	1.14	1.22
			tpHL	0.86	0.89	0.94	0.99	1.03

5304804 0017148 T86

LEA300K Internal Macrocells

Timing Constraints:

<i>Version</i>	<i>Parameters</i>	<i>Value</i>	<i>Version</i>	<i>Parameters</i>	<i>Value</i>
fds2	d_setup	0.77	fds2p	d_setup	0.81
	d_hold	-0.19		d_hold	-0.19
	cr_setup	0.77		cr_setup	0.81
	cr_hold	-0.19		cr_hold	-0.19
	cp_pw0	0.34		cp_pw0	0.38
	cp_pw1	0.47		cp_pw1	0.47

fds2l

D Flip-Flop with Synchronous Clear and Load

Name: fds2l


Description: D Flip-Flop with Synchronous Clear and Load

Coding Syntax:

$u(q,qn)=fds2l*(d,cp,cr,ld)$

Logic Symbol:

Schematics:



Truth Table:

<i>d</i>	<i>ld</i>	<i>cr</i>	<i>cp</i>	<i>q</i>	<i>qn</i>
0	1	x	↑	0	1
1	1	1	↑	1	0
x	0	1	↑	q	qn
x	x	0	↑	0	1

Loading Characteristics:

Values stated in standard loads.

Version	<i>d</i>	<i>cp</i>	<i>cr</i>	<i>ld</i>
fds2l	1.0	1.0	1.0	1.0
fds2lp	1.0	1.0	1.0	1.0

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal. Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
fds2l	10	cp_to_q	tpLH	0.71	0.79	0.96	1.13	1.31
			tpHL	0.76	0.81	0.89	0.98	1.06
		cp_to_qn	tpLH	0.94	1.02	1.18	1.35	1.54
			tpHL	0.84	0.89	0.98	1.06	1.15

5304804 0017150 634

D Flip-Flop with Synchronous Clear and Load

AC Characteristics: (Cont.)

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal. Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
fds2lp	11	cp_to_q	tpLH	0.70	0.73	0.81	0.89	0.98
			tpHL	0.76	0.79	0.85	0.89	0.94
		cp_to_qn	tpLH	0.96	1.01	1.09	1.17	1.25
			tpHL	0.87	0.91	0.96	1.01	1.06

Timing Constraints:

Version	Parameters	Value	Version	Parameters	Value
fds2l	d_setup	1.01	fds2lp	d_setup	0.94
	d_hold	-0.48		d_hold	-0.41
	cr_setup	0.91		cr_setup	0.84
	cr_hold	-0.37		cr_hold	-0.32
	ld_setup	1.01		ld_setup	0.94
	ld_hold	-0.48		ld_hold	-0.41
	cp_pw0	0.54		cp_pw0	0.52
	cp_pw1	0.47		cp_pw1	0.47

fds2sl

D Flip-Flop with Enable, Synchronous Clear and Scan

Name: fds2sl


Description: D Flip-Flop with Enable, Synchronous Clear and Scan

Coding Syntax:

$u(q, qn) = \text{fds2sl}*(d, cp, crt, ld, ti, te)$

Logic Symbol:

Schematics:



Truth Table:

d	cp	crt	ld	ti	te	q	qn
0	\uparrow	0	1	x	0	0	1
1	\uparrow	0	1	x	0	1	0
x	\uparrow	0	0	0	1	0	1
x	\uparrow	0	0	1	1	1	0
x	\uparrow	1	x	x	0	0	1
x	\uparrow	0	0	x	0	q	qn

Loading Characteristics:

Values stated in standard loads.

Version	d	cp	crt	ld	ti	te
fds2sl	1.0	1.0	1.0	1.5	3.2	2.0
fds2slp	1.0	1.0	1.0	1.5	3.2	2.0

D Flip-Flop with Enable, Synchronous Clear and Scan

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal. Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
fds2sl	11	cp_to_qn	tpLH	0.95	1.03	1.19	1.36	1.54
			tpHL	0.86	0.90	0.99	1.07	1.15
		cp_to_q	tpLH	0.75	0.83	0.99	1.17	1.34
			tpHL	0.80	0.85	0.94	1.03	1.11
fds2slp	12	cp_to_qn	tpLH	0.96	1.01	1.08	1.16	1.24
			tpHL	0.88	0.91	0.96	1.01	1.05
		cp_to_q	tpLH	0.72	0.76	0.84	0.92	0.99
			tpHL	0.79	0.82	0.88	0.92	0.97

Timing Constraints:

Version	Parameters	Value	Version	Parameters	Value
fds2sl	d_setup	2.87	fds2slp	d_setup	2.61
	d_hold	-0.64		d_hold	-0.62
	crt_setup	2.27		crt_setup	2.00
	crt_hold	-0.36		crt_hold	-0.36
	ld_setup	2.27		ld_setup	2.00
	ld_hold	-0.36		ld_hold	-0.36
	ti_setup	0.69		ti_setup	0.75
	ti_hold	1.21		ti_hold	0.90
	te_setup	0.69		te_setup	0.75
	te_hold	1.21		te_hold	0.90
	cp_pw0	1.90		cp_pw0	1.65
	cp_pw1	0.47		cp_pw1	0.47

■ 5304804 0017153 343 ■

fdsr1

D Flip-Flop with Reduced Hold Time

Name: fdsr1



Description: D Flip-Flop with Reduced Hold Time

Coding Syntax:

q=fdsr1(d,cp)

Logic Symbol:

Schematics:



Truth Table:

d	cp	q
0	↑	0
1	↑	1

Loading Characteristics:

Values stated in standard loads.

Version	d	cp
fdsr1	1.0	1.0

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.

Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
fdsr1	7	cp_to_q	tpLH	0.71	0.78	0.95	1.12	1.30
			tpHL	0.73	0.78	0.87	0.95	1.03

Timing Constraints:

Version	Parameters	Value
fdsr1	d_setup	0.50
	d_hold	0.00
	cp_pw0	0.50
	cp_pw1	0.47

Name: fdsr2



Description: D Flip-Flop with Reduced Hold Time, Clear Direct

Coding Syntax:

$q=fdsr2(d,cp,cd)$

Logic Symbol:

Schematics:



Truth Table:

<i>d</i>	<i>cp</i>	<i>cd</i>	<i>q</i>
0	↑	1	0
1	↑	1	1
x	x	0	0

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>d</i>	<i>cp</i>	<i>cd</i>
fdsr2	1.0	1.0	1.9

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.

Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

<i>Version</i>	<i>Gate Count</i>	<i>Delay Path</i>	<i>Output</i>	<i>Standard Loads</i>				
				<i>2</i>	<i>4</i>	<i>8</i>	<i>12</i>	<i>16</i>
fdsr2	10	cp_to_q	tpLH	0.77	0.85	1.02	1.18	1.35
			tpHL	0.87	0.92	1.00	1.08	1.15
		cd_to_q	tpLH	0.43	0.48	0.56	0.64	0.71
			tpHL	0.43	0.48	0.56	0.64	0.71

fdsr2

D Flip-Flop with Reduced Hold Time, Clear Direct

Timing Constraints:

<i>Version</i>	<i>Parameters</i>	<i>Value</i>
fdsr2	d_setup	2.44
	d_hold	-0.18
	cp_pw0	2.12
	cp_pw1	0.51
	cd_rcvry	1.40
	cd_hold	0.72

Name: fdsr3



Description: D Flip-Flop with Reduced Hold Time, Synchronous Clear

Coding Syntax:

$q = \text{fdsr3}(d, cp, cd, sd)$

Logic Symbol:

Schematics:



Truth Table:

<i>d</i>	<i>cp</i>	<i>cd</i>	<i>sd</i>	<i>q</i>
0	↑	1	1	0
1	↑	1	1	1
x	x	0	1	0
x	x	1	0	1
x	x	0	0	0

Loading Characteristics:

Values stated in standard loads.

Version	<i>d</i>	<i>cp</i>	<i>cd</i>	<i>sd</i>
fdsr3	1.0	1.0	1.9	1.9

fdsr3**D Flip-Flop with Reduced Hold Time, Synchronous Clear****AC Characteristics:**

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
 Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
fdsr3	11	cp_to_q	tpLH	0.83	0.91	1.06	1.23	1.40
			tpHL	0.75	0.80	0.89	0.97	1.05
		cd_to_q	tpLH	0.38	0.43	0.52	0.60	0.68
			tpHL	0.38	0.43	0.52	0.60	0.68
		sd_to_q	tpLH	0.75	0.83	0.98	1.15	1.32
			tpHL	0.75	0.83	0.98	1.15	1.32

Timing Constraints:

Version	Parameters	Value
fdsr3	d_setup	0.99
	d_hold	-0.17
	cd_rcvry	0.40
	cd_hold	0.42
	sd_rcvry	0.37
	sd_hold	-0.22
	cp_pw0	0.66
	cp_pw1	0.53

5304804 0017158 925

LEA300K Internal Macrocells

Name: fjk1



Description: JK Flip-Flop

Coding Syntax:

$u(q,qn)=fjk1*(j,k,cp)$

Logic Symbol:

Schematics:



Truth Table:

<i>j</i>	<i>k</i>	<i>cp</i>	<i>q</i>	<i>qn</i>
0	0	↑	q	qn
0	1	↑	0	1
1	0	↑	1	0
1	1	↑	qn	q

Loading Characteristics:

Values stated in standard loads.

Version	<i>j</i>	<i>k</i>	<i>cp</i>
fjk1	1.0	0.5	1.0
fjk1p	1.0	0.9	1.0

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.

Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
fjk1	9	cp_to_q	tpLH	0.68	0.76	0.93	1.11	1.29
			tpHL	0.63	0.69	0.79	0.89	0.98
		cp_to_qn	tpLH	0.78	0.85	1.02	1.20	1.38
			tpHL	0.80	0.84	0.93	1.02	1.10

fjk1
JK Flip-Flop

AC Characteristics: (Cont.)

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
 Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
fjk1p	10	cp_to_q	tpLH	0.65	0.70	0.79	0.88	0.96
			tpHL	0.62	0.65	0.73	0.78	0.84
		cp_to_qn	tpLH	0.82	0.87	0.95	1.03	1.11
			tpHL	0.84	0.87	0.93	0.98	1.02

Timing Constraints:

Version	Parameters	Value	Version	Parameters	Value
fjk1	j_setup	0.70	fjk1p	j_setup	0.70
	j_hold	-0.49		j_hold	-0.49
	k_setup	0.70		k_setup	0.70
	k_hold	-0.49		k_hold	-0.49
	cp_pw0	0.20		cp_pw0	0.20
	cp_pw1	0.47		cp_pw1	0.47

Name: fjk1s



Description: JK Flip-Flop with Scan

Coding Syntax:

$u(q,qn)=fjk1s*(j,k,cp,ti,te)$

Logic Symbol:

Schematics:



Truth Table:

<i>j</i>	<i>k</i>	<i>ti</i>	<i>te</i>	<i>cp</i>	<i>q</i>	<i>qn</i>
0	0	x	0	↑	q	qn
0	1	x	0	↑	0	1
1	0	x	0	↑	1	0
1	1	x	0	↑	qn	q
x	x	0	1	↑	0	1
x	x	1	1	↑	1	0

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>j</i>	<i>k</i>	<i>cp</i>	<i>ti</i>	<i>te</i>
fjk1s	1.0	0.9	1.0	0.5	1.9
fjk1sp	1.0	0.9	1.0	1.0	1.9

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal. Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

<i>Version</i>	<i>Gate Count</i>	<i>Delay Path</i>	<i>Output</i>	<i>Standard Loads</i>				
				2	4	8	12	16
fjk1s	11	cp_to_qn	tpLH	1.00	1.07	1.24	1.41	1.59
			tpHL	0.88	0.93	1.02	1.10	1.18
		cp_to_q	tpLH	0.78	0.86	1.03	1.20	1.38
			tpHL	0.85	0.90	1.00	1.08	1.17

■ 5304804 0017161 41T ■

LEA300K Internal Macrocells

fjk1s
JK Flip-Flop with Scan

AC Characteristics: (Cont.)

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
 Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
fjk1sp	12	cp_to_qn	tpLH	1.01	1.06	1.15	1.23	1.31
			tpHL	0.92	0.95	1.01	1.06	1.10
		cp_to_q	tpLH	0.75	0.80	0.88	0.96	1.05
			tpHL	0.84	0.87	0.93	0.98	1.03

Timing Constraints:

Version	Parameters	Value	Version	Parameters	Value
fjk1s	j_setup	0.87	fjk1sp	j_setup	0.86
	j_hold	-0.53		j_hold	-0.52
	k_setup	0.87		k_setup	0.86
	k_hold	-0.53		k_hold	-0.52
	te_setup	0.71		te_setup	0.70
	te_hold	-0.37		te_hold	-0.36
	ti_setup	0.65		ti_setup	0.65
	ti_hold	-0.31		ti_hold	-0.31
	cp_pw0	0.24		cp_pw0	0.23
	cp_pw1	0.47		cp_pw1	0.47

5304804 0017162 356

Name: fjk2



Description: JK Flip-Flop with Clear

Coding Syntax:

$u(q,qn)=fjk2*(j,k,cp,cd)$

Logic Symbol:

Schematics:



Truth Table:

<i>j</i>	<i>k</i>	<i>cp</i>	<i>cd</i>	<i>q</i>	<i>qn</i>
0	0	↑	1	q	qn
0	1	↑	1	0	1
1	0	↑	1	1	0
1	1	↑	1	qn	q
x	x	x	0	0	1

Loading Characteristics:

Values stated in standard loads.

Version	<i>j</i>	<i>k</i>	<i>cp</i>	<i>cd</i>
fjk2	1.0	0.9	1.0	1.8
fjk2p	1.0	0.9	1.0	1.8

fjk2
JK Flip-Flop with Clear

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
 Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
fjk2	10	cp_to_q	tpLH	0.73	0.82	1.00	1.18	1.36
			tpHL	0.63	0.69	0.80	0.90	0.98
		cd_to_q	tpLH	0.65	0.70	0.81	0.91	1.00
			tpHL	0.65	0.70	0.81	0.91	1.00
		cp_to_qn	tpLH	0.79	0.87	1.03	1.20	1.38
			tpHL	0.84	0.89	0.98	1.06	1.15
		cd_to_qn	tpLH	0.80	0.88	1.04	1.21	1.39
			tpHL	0.80	0.88	1.04	1.21	1.39
fjk2p	11	cp_to_q	tpLH	0.71	0.77	0.86	0.95	1.04
			tpHL	0.62	0.66	0.73	0.79	0.85
		cd_to_q	tpLH	0.64	0.68	0.75	0.81	0.87
			tpHL	0.64	0.68	0.75	0.81	0.87
		cp_to_qn	tpLH	0.82	0.87	0.95	1.03	1.12
			tpHL	0.91	0.94	1.00	1.05	1.09
		cd_to_qn	tpLH	0.84	0.89	0.97	1.05	1.14
			tpHL	0.84	0.89	0.97	1.05	1.14

Timing Constraints:

Version	Parameters	Value	Version	Parameters	Value
fjk2	j_setup	0.78	fjk2p	j_setup	0.78
	j_hold	-0.47		j_hold	-0.47
	k_setup	0.78		k_setup	0.78
	k_hold	-0.47		k_hold	-0.47
	cp_pw0	0.31		cp_pw0	0.31
	cp_pw1	0.51		cp_pw1	0.51
	cd_rcvry	0.50		cd_rcvry	0.55
	cd_hold	-0.19		cd_hold	-0.24

5304804 0017164 129

Name: fjk2s



Description: JK Flip-Flop with Clear, Scan

Coding Syntax:

$u(q,qn)=fjk2s*(j,k,cp,cd,ti,te)$

Logic Symbol:

Schematics:



Truth Table:

<i>j</i>	<i>k</i>	<i>ti</i>	<i>te</i>	<i>cp</i>	<i>cd</i>	<i>q</i>	<i>qn</i>
0	0	x	0	↑	1	q	qn
0	1	x	0	↑	1	0	1
1	0	x	0	↑	1	1	0
1	1	x	0	↑	1	qn	q
x	x	0	1	↑	1	0	1
x	x	1	1	↑	1	1	0
x	x	x	x	x	0	0	1

Loading Characteristics:

Values stated in standard loads.

Version	<i>j</i>	<i>k</i>	<i>cp</i>	<i>cd</i>	<i>ti</i>	<i>te</i>
fjk2s	1.0	0.9	1.0	1.8	1.0	1.9
fjk2sp	1.0	0.9	1.0	1.8	1.0	1.9

fjk2s**JK Flip-Flop with Clear, Scan****AC Characteristics:**

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
 Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
fjk2s	13	cp_to_qn	tpLH	1.10	1.18	1.35	1.52	1.70
			tpHL	0.98	1.03	1.12	1.20	1.28
		cd_to_qn	tpLH	0.73	0.82	0.98	1.15	1.34
			tpHL	0.73	0.82	0.98	1.15	1.34
		cp_to_q	tpLH	0.88	0.97	1.15	1.32	1.51
			tpHL	0.85	0.92	1.01	1.10	1.18
		cd_to_q	tpLH	0.49	0.55	0.65	0.73	0.82
			tpHL	0.49	0.55	0.65	0.73	0.82
fjk2sp	14	cp_to_qn	tpLH	1.12	1.17	1.25	1.33	1.42
			tpHL	1.04	1.07	1.13	1.18	1.22
		cd_to_qn	tpLH	0.77	0.81	0.90	0.98	1.06
			tpHL	0.77	0.81	0.90	0.98	1.06
		cp_to_q	tpLH	0.87	0.91	1.00	1.09	1.18
			tpHL	0.84	0.88	0.94	1.00	1.04
		cd_to_q	tpLH	0.48	0.52	0.58	0.64	0.69
			tpHL	0.48	0.52	0.58	0.64	0.69

■ 5304804 0017166 TT1 ■

LEA300K Internal Macrocells

Timing Constraints:

<i>Version</i>	<i>Parameters</i>	<i>Value</i>	<i>Version</i>	<i>Parameters</i>	<i>Value</i>
fjk2s	j_setup	1.26	fjk2sp	j_setup	1.31
	j_hold	-0.52		j_hold	-0.55
	k_setup	1.26		k_setup	1.31
	k_hold	-0.52		k_hold	-0.55
	ti_setup	0.97		ti_setup	0.99
	ti_hold	-0.24		ti_hold	-0.23
	te_setup	0.97		te_setup	0.99
	te_hold	-0.24		te_hold	-0.23
	cd_rcvry	0.51		cd_rcvry	0.55
	cd_hold	0.47		cd_hold	0.47
	cp_pw0	0.73		cp_pw0	0.76
	cp_pw1	0.51		cp_pw1	0.51

fjk3

JK Flip-Flop with Clear, Set


Name: fjk3

Description: JK Flip-Flop with Clear, Set


Coding Syntax:

$u(q, qn) = fjk3(j, k, cp, cd, sd)$

Logic Symbol:



Schematics:



Truth Table:

<i>j</i>	<i>k</i>	<i>cp</i>	<i>cd</i>	<i>sd</i>	<i>q</i>	<i>qn</i>
0	0	↑	1	1	q	qn
0	1	↑	1	1	0	1
1	0	↑	1	1	1	0
1	1	↑	1	1	qn	q
x	x	x	0	1	0	1
x	x	x	1	0	1	0
x	x	x	0	0	0	0

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>j</i>	<i>k</i>	<i>cp</i>	<i>cd</i>	<i>sd</i>
fjk3	0.9	1.0	1.0	1.8	1.8
fjk3p	0.9	1.0	1.0	1.8	1.8

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
fjk3	11	cp_to_q	tpLH	0.81	0.89	1.04	1.21	1.39
			tpHL	0.79	0.84	0.93	1.01	1.09
		cd_to_q	tpLH	0.40	0.45	0.54	0.62	0.70
			tpHL	0.40	0.45	0.54	0.62	0.70
		sd_to_q	tpLH	0.87	0.95	1.10	1.26	1.45
			tpHL	0.87	0.95	1.10	1.26	1.45
		cp_to_qn	tpLH	1.21	1.31	1.48	1.66	1.84
			tpHL	1.06	1.12	1.21	1.30	1.38
		cd_to_qn	tpLH	0.82	0.91	1.09	1.27	1.45
			tpHL	0.82	0.91	1.09	1.27	1.45
		sd_to_qn	tpLH	0.59	0.65	0.74	0.83	0.91
			tpHL	0.59	0.65	0.74	0.83	0.91
fjk3p	12	cp_to_q	tpLH	0.77	0.82	0.90	0.99	1.07
			tpHL	0.79	0.83	0.88	0.93	0.97
		cd_to_q	tpLH	0.40	0.44	0.49	0.54	0.58
			tpHL	0.40	0.44	0.49	0.54	0.58
		sd_to_q	tpLH	0.93	0.98	1.06	1.14	1.23
			tpHL	0.93	0.98	1.06	1.14	1.23
		cp_to_qn	tpLH	1.26	1.30	1.40	1.49	1.58
			tpHL	1.01	1.06	1.12	1.17	1.22
		cd_to_qn	tpLH	0.87	0.91	1.01	1.10	1.19
			tpHL	0.87	0.91	1.01	1.10	1.19
		sd_to_qn	tpLH	0.60	0.65	0.70	0.75	0.80
			tpHL	0.60	0.65	0.70	0.75	0.80

fjk3**JK Flip-Flop with Clear, Set****Timing Constraints:**

<i>Version</i>	<i>Parameters</i>	<i>Value</i>	<i>Version</i>	<i>Parameters</i>	<i>Value</i>
fjk3	j_setup	1.12	fjk3p	j_setup	1.44
	j_hold	-0.41		j_hold	-0.46
	k_setup	1.12		k_setup	1.44
	k_hold	-0.41		k_hold	-0.46
	cp_pw0	0.71		cp_pw0	0.99
	cp_pw1	0.53		cp_pw1	0.57
	cd_rcvry	0.32		cd_rcvry	0.55
	cd_hold	0.58		cd_hold	0.58
	sd_rcvry	0.36		sd_rcvry	0.32
	sd_hold	-0.18		sd_hold	-0.18


Name: fjk3s

Description: JK Flip-Flop with Clear, Set, and Scan


Coding Syntax:

$u(q,qn)=fjk3s*(j,k,cp,cd,sd,ti,te)$

Logic Symbol:



Schematics:



Truth Table:

<i>j</i>	<i>k</i>	<i>ti</i>	<i>te</i>	<i>cp</i>	<i>cd</i>	<i>sd</i>	<i>q</i>	<i>qn</i>
0	0	x	0	↑	1	1	q	qn
0	1	x	0	↑	1	1	0	1
1	0	x	0	↑	1	1	1	0
1	1	x	0	↑	1	1	qn	q
x	x	0	1	↑	1	1	0	1
x	x	1	1	↑	1	1	1	0
x	x	x	x	x	0	1	0	1
x	x	x	x	x	1	0	1	0
x	x	x	x	x	0	0	0	0

Loading Characteristics:

Values stated in standard loads.

Version	<i>j</i>	<i>k</i>	<i>cp</i>	<i>cd</i>	<i>sd</i>	<i>ti</i>	<i>te</i>
fjk3s	1.0	0.9	1.0	1.8	1.8	1.0	1.9
fjk3sp	1.0	0.9	1.0	1.8	1.8	1.0	1.9

■ 5304804 0017171 369 ■

fjk3s

JK Flip-Flop with Clear, Set, and Scan

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
 Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
fjk3s	13	cp_to_qn	tpLH	1.28	1.37	1.54	1.71	1.89
			tpHL	0.99	1.05	1.14	1.22	1.30
		cd_to_qn	tpLH	0.88	0.97	1.14	1.31	1.49
			tpHL	0.88	0.97	1.14	1.31	1.49
		sd_to_qn	tpLH	0.55	0.60	0.69	0.78	0.86
			tpHL	0.55	0.60	0.69	0.78	0.86
		cp_to_q	tpLH	0.89	0.98	1.15	1.31	1.50
			tpHL	0.89	0.95	1.05	1.13	1.22
		cd_to_q	tpLH	0.49	0.55	0.65	0.73	0.81
			tpHL	0.49	0.55	0.65	0.73	0.81
		sd_to_q	tpLH	0.91	1.00	1.17	1.34	1.53
			tpHL	0.91	1.00	1.17	1.34	1.53
fjk3sp	14	cp_to_qn	tpLH	1.32	1.36	1.46	1.55	1.63
			tpHL	1.05	1.09	1.15	1.20	1.24
		cd_to_qn	tpLH	0.92	0.97	1.06	1.15	1.24
			tpHL	0.92	0.97	1.06	1.15	1.24
		sd_to_qn	tpLH	0.54	0.57	0.63	0.68	0.72
			tpHL	0.54	0.57	0.63	0.68	0.72
		cp_to_q	tpLH	0.87	0.92	1.01	1.09	1.18
			tpHL	0.88	0.91	0.98	1.03	1.08
		cd_to_q	tpLH	0.48	0.52	0.58	0.64	0.69
			tpHL	0.48	0.52	0.58	0.64	0.69
		sd_to_q	tpLH	0.96	1.01	1.10	1.19	1.27
			tpHL	0.96	1.01	1.10	1.19	1.27

Timing Constraints:

<i>Version</i>	<i>Parameters</i>	<i>Value</i>	<i>Version</i>	<i>Parameters</i>	<i>Value</i>
fjk3s	j_setup	1.22	fjk3sp	j_setup	1.38
	j_hold	-0.56		j_hold	-0.59
	k_setup	1.22		k_setup	1.38
	k_hold	-0.56		k_hold	-0.59
	ti_setup	0.91		ti_setup	1.06
	ti_hold	-0.26		ti_hold	-0.26
	te_setup	0.91		te_setup	1.06
	te_hold	-0.26		te_hold	-0.26
	cd_rcvry	0.52		cd_rcvry	0.65
	cd_hold	0.55		cd_hold	0.55
	sd_rcvry	0.61		sd_rcvry	0.61
	sd_hold	-0.19		sd_hold	-0.19
	cp_pw0	0.65		cp_pw0	0.79
	cp_pw1	0.53		cp_pw1	0.53

■ 5304804 0017173 131 ■

ft2

Toggle Flip-Flop with Clear


Name: ft2

Description: Toggle Flip-Flop with Clear


Coding Syntax:

$u(q,qn)=ft2*(cp,cd)$

Logic Symbol:



Schematics:



Truth Table:

<i>cp</i>	<i>cd</i>	<i>q</i>	<i>qn</i>
↑	1	qn	q
x	0	0	1

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>cp</i>	<i>cd</i>
ft2	1.0	1.8
ft2p	1.0	1.8

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.

Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

<i>Version</i>	<i>Gate Count</i>	<i>Delay Path</i>	<i>Output</i>	<i>Standard Loads</i>				
				2	4	8	12	16
ft2	7	cp_to_q	tpLH	0.74	0.83	1.01	1.19	1.37
			tpHL	0.64	0.70	0.81	0.91	1.00
		cp_to_qn	tpLH	0.79	0.87	1.04	1.21	1.39
			tpHL	0.86	0.90	1.00	1.08	1.16
		cd_to_q	tpLH	0.69	0.75	0.87	0.96	1.05
			tpHL	0.69	0.75	0.87	0.96	1.05
		cd_to_qn	tpLH	0.84	0.92	1.09	1.26	1.44
			tpHL	0.84	0.92	1.09	1.26	1.44

5304804 0017174 078

LEA300K Internal Macrocells

AC Characteristics: (Cont.)

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
 Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
ft2p	8	cp_to_q	tpLH	0.72	0.77	0.87	0.96	1.05
			tpHL	0.63	0.67	0.74	0.80	0.86
		cp_to_qn	tpLH	0.84	0.88	0.96	1.04	1.13
			tpHL	0.92	0.95	1.00	1.05	1.11
		cd_to_q	tpLH	0.69	0.72	0.80	0.86	0.92
			tpHL	0.69	0.72	0.80	0.86	0.92
		cd_to_qn	tpLH	0.90	0.94	1.02	1.10	1.19
			tpHL	0.90	0.94	1.02	1.10	1.19

Timing Constraints:

Version	Parameters	Value	Version	Parameters	Value
ft2	cd_rcvry	0.50	ft2p	cd_rcvry	0.50
	cd_hold	0.00		cd_hold	0.00
	cp_pw0	0.50		cp_pw0	0.50
	cp_pw1	0.51		cp_pw1	0.51

5304804 0017175 T04

LEA300K Internal Macrocells

ft4

Toggle Flip-Flop with Set

Name: ft4



Description: Toggle Flip-Flop with Set

Coding Syntax:

$u(q,qn)=ft4*(cp,sd)$

Logic Symbol:

Schematics:



Truth Table:

<i>cp</i>	<i>sd</i>	<i>q</i>	<i>qn</i>
↑	1	qn	q
x	0	1	0

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>cp</i>	<i>sd</i>
ft4	1.0	1.6
ft4p	1.0	1.6

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.

Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

<i>Version</i>	<i>Gate Count</i>	<i>Delay Path</i>	<i>Output</i>	<i>Standard Loads</i>				
				2	4	8	12	16
ft4	8	cp_to_q	tpLH	0.69	0.78	0.95	1.12	1.30
			tpHL	0.64	0.70	0.80	0.90	0.99
		cp_to_qn	tpLH	0.84	0.93	1.10	1.26	1.45
			tpHL	0.85	0.90	0.98	1.07	1.15
		sd_to_q	tpLH	0.78	0.87	1.04	1.21	1.39
			tpHL	0.78	0.87	1.04	1.21	1.39
		sd_to_qn	tpLH	0.40	0.45	0.54	0.62	0.70
			tpHL	0.40	0.45	0.54	0.62	0.70

AC Characteristics: (Cont.)

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal. Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
ft4p	9	cp_to_q	tpLH	0.66	0.71	0.80	0.89	0.97
			tpHL	0.62	0.67	0.74	0.79	0.85
		cp_to_qn	tpLH	0.88	0.93	1.02	1.10	1.19
			tpHL	0.89	0.92	0.98	1.03	1.08
		sd_to_q	tpLH	0.83	0.88	0.97	1.06	1.15
			tpHL	0.83	0.88	0.97	1.06	1.15
		sd_to_qn	tpLH	0.41	0.44	0.50	0.55	0.59
			tpHL	0.41	0.44	0.50	0.55	0.59

Timing Constraints:

Version	Parameters	Value	Version	Parameters	Value
ft4	sd_rcvry	-0.45	ft4p	sd_rcvry	-0.39
	sd_hold	0.76		sd_hold	0.61
	cp_pw0	0.54		cp_pw0	0.66
	cp_pw1	0.49		cp_pw1	0.49

sfd2

D Flip-Flop with Synchronous Clear

Name: sfd2



Description: D Flip-Flop with Synchronous Clear

Coding Syntax:

$u(q,qn)=sfd2*(d,cp,cl)$

Logic Symbol:

Schematics:



Truth Table:

<i>d</i>	<i>cp</i>	<i>cl</i>	<i>q</i>	<i>qn</i>
x	↑	0	0	1
0	↑	x	0	1
1	↑	1	1	0

Loading Characteristics:

Values stated in standard loads.

Version	<i>d</i>	<i>cp</i>	<i>cl</i>
sfd2	1.0	1.0	1.0
sfd2p	1.0	1.0	1.0

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.

Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
sfd2	8	cp_to_q	tpLH	0.76	0.85	1.02	1.19	1.37
			tpHL	0.70	0.77	0.88	0.97	1.06
		cp_to_qn	tpLH	0.86	0.94	1.11	1.28	1.47
			tpHL	0.88	0.93	1.02	1.10	1.18

5304804 0017178 713

AC Characteristics: (Cont.)

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
 Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
sfd2p	9	cp_to_q	tpLH	0.74	0.79	0.88	0.97	1.05
			tpHL	0.72	0.76	0.83	0.89	0.95
		cp_to_qn	tpLH	0.93	0.98	1.06	1.14	1.22
			tpHL	0.93	0.96	1.02	1.07	1.11

Timing Constraints:

Version	Parameters	Value	Version	Parameters	Value
sfd2	d_setup	0.76	sfd2p	d_setup	0.77
	d_hold	-0.07		d_hold	-0.07
	cl_setup	0.76		cl_setup	0.77
	cl_hold	-0.07		cl_hold	-0.07
	cp_pw0	0.34		cp_pw0	0.35
	cp_pw1	0.55		cp_pw1	0.55

2.4 Latches

This section contains data pages for LEA300K latches.

Naming Conventions

A latches root name is given at the top of each data page. Latch names with the suffix *p* have a high output drive strength. Latch names with no suffix have a standard output drive strength.

For example:

1d1*p* has high output drive strength.

1d1 has standard output drive strength.

- **Note:** For the coding syntax, an asterisk following the cell name (for example, 1d1*) is a wildcard symbol for the *p* option.

ld1
D Latch

Name: ld1



Description: D Latch

Coding Syntax:

$$u(q,qn)=ld1*(d,g)$$

Logic Symbol:

Schematics:



Truth Table:

<i>d</i>	<i>g</i>	<i>q</i>	<i>qn</i>
0	1	0	1
1	1	1	0
x	0	q	qn

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>d</i>	<i>g</i>
ld1	1.0	0.5
ld1p	1.0	0.5

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads						
				2	4	8	12	16		
ld1	5	d_to_q	tpLH	0.57	0.65	0.82	0.99	1.18		
			tpHL	0.53	0.59	0.71	0.80	0.89		
		d_to_qn	tpLH	0.68	0.77	0.93	1.10	1.28		
			tpHL	0.68	0.74	0.82	0.90	0.98		
		g_to_q	tpLH	0.61	0.69	0.86	1.03	1.21		
			tpHL	0.57	0.63	0.74	0.84	0.93		
		g_to_qn	tpLH	0.72	0.80	0.96	1.14	1.32		
			tpHL	0.72	0.77	0.86	0.94	1.02		
		ld1p	6	d_to_q	tpLH	0.56	0.60	0.69	0.77	0.86
					tpHL	0.52	0.56	0.64	0.70	0.75
				d_to_qn	tpLH	0.73	0.77	0.85	0.94	1.02
					tpHL	0.75	0.78	0.83	0.88	0.93
g_to_q	tpLH			0.58	0.62	0.71	0.79	0.88		
	tpHL			0.55	0.59	0.67	0.73	0.78		
g_to_qn	tpLH			0.76	0.80	0.88	0.97	1.05		
	tpHL			0.77	0.80	0.86	0.90	0.95		

Timing Constraints:

Version	Parameters	Value	Version	Parameters	Value
ld1	d_setup	0.55	ld1p	d_setup	0.65
	d_hold	-0.08		d_hold	-0.17
	g_pw0	0.47		g_pw0	0.47
	g_pw1	0.47		g_pw1	0.47

ld11p

D Latch with Enable, Buffered, Double Drive

Name: ld11p



Description: D Latch with Enable, Buffered, Double Drive

Coding Syntax:

$u(q,qn)=ld11p(d,g,ld,ldn)$

Logic Symbol:

Schematics:



Truth Table:

<i>g</i>	<i>ld</i>	<i>ldn</i>	<i>d</i>	<i>q</i>	<i>qn</i>
0	x	x	x	q	qn
1	0	0	x	0	1
1	0	1	x	q	qn
1	1	0	0	0	1
1	1	0	1	1	0
1	1	1	0	q	qn
1	1	1	1	1	0

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>d</i>	<i>g</i>	<i>ld</i>	<i>ldn</i>
ld11p	1.0	0.5	0.5	1.0

5304804 0017183 080

LEA300K Internal Macrocells

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
ld1lp	8	d_to_q	tpLH	0.79	0.83	0.91	0.99	1.07
			tpHL	1.19	1.22	1.28	1.32	1.37
		d_to_qn	tpLH	1.36	1.41	1.48	1.57	1.65
			tpHL	0.96	0.99	1.05	1.10	1.14
		ld_to_q	tpLH	0.79	0.83	0.91	0.99	1.07
			tpHL	1.19	1.22	1.28	1.32	1.37
		ld_to_qn	tpLH	1.36	1.41	1.48	1.57	1.65
			tpHL	0.96	0.99	1.05	1.10	1.14
		ldn_to_q	tpLH	0.31	0.35	0.43	0.51	0.60
			tpHL	0.87	0.89	0.95	1.00	1.04
		ldn_to_qn	tpLH	1.04	1.08	1.16	1.24	1.32
			tpHL	0.48	0.52	0.57	0.62	0.66
		g_to_q	tpLH	0.61	0.65	0.73	0.81	0.90
			tpHL	0.65	0.67	0.73	0.78	0.82
		g_to_qn	tpLH	0.82	0.86	0.94	1.02	1.10
			tpHL	0.78	0.82	0.87	0.92	0.96

Timing Constraints:

Version	Parameters	Value
ld1lp	d_setup	1.06
	d_hold	-0.22
	g_pw0	0.47
	g_pwl	0.47

5304804 0017184 T17

LEA300K Internal Macrocells

ld1s2

D Latch with 2 Scan Clock Control

Name: ld1s2



Description: D Latch with 2 Scan Clock Control

Coding Syntax:

$u(q,qn)=ld1s2*(d,cp,sck1,sck2,si)$

Logic Symbol:

Schematics:



Truth Table:

<i>cp</i>	<i>sck1</i>	<i>sck2</i>	<i>q</i>	<i>qn</i>
1	0	x	d	\bar{d}
0	1	1	si	\bar{si}

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>d</i>	<i>cp</i>	<i>sck1</i>	<i>sck2</i>	<i>si</i>
ld1s2	1.0	0.5	0.9	1.0	1.0
ld1s2p	1.0	0.5	0.9	1.0	1.0

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
 Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
Id1s2	9	d_to_q	tpLH	0.59	0.68	0.85	1.02	1.20
			tpHL	0.55	0.62	0.74	0.85	0.95
		d_to_qn	tpLH	0.71	0.78	0.95	1.12	1.30
			tpHL	0.71	0.76	0.85	0.93	1.01
		cp_to_q	tpLH	0.63	0.71	0.88	1.05	1.24
			tpHL	0.59	0.66	0.78	0.89	0.99
		cp_to_qn	tpLH	0.75	0.83	0.99	1.16	1.34
			tpHL	0.74	0.80	0.88	0.96	1.04
		sck1_to_q	tpLH	0.70	0.79	0.95	1.13	1.31
			tpHL	0.67	0.74	0.86	0.97	1.07
		sck1_to_qn	tpLH	0.83	0.90	1.07	1.24	1.42
			tpHL	0.82	0.87	0.96	1.04	1.12
		sck2_to_q	tpLH	0.88	0.96	1.13	1.31	1.49
			tpHL	0.99	1.06	1.18	1.29	1.39
		sck2_to_qn	tpLH	1.15	1.23	1.39	1.56	1.74
			tpHL	1.00	1.05	1.13	1.22	1.30
Id1s2p	10	d_to_q	tpLH	0.58	0.63	0.71	0.80	0.89
			tpHL	0.54	0.58	0.66	0.72	0.79
		d_to_qn	tpLH	0.75	0.80	0.88	0.96	1.04
			tpHL	0.78	0.81	0.86	0.91	0.95
		cp_to_q	tpLH	0.60	0.64	0.73	0.82	0.90
			tpHL	0.58	0.62	0.69	0.76	0.82
		cp_to_qn	tpLH	0.79	0.83	0.92	1.00	1.08
			tpHL	0.79	0.82	0.88	0.92	0.97
		sck1_to_q	tpLH	0.68	0.73	0.81	0.90	0.99
			tpHL	0.66	0.70	0.78	0.84	0.91
		sck1_to_qn	tpLH	0.87	0.92	1.00	1.08	1.16
			tpHL	0.88	0.91	0.96	1.01	1.05
		sck2_to_q	tpLH	0.85	0.89	0.98	1.07	1.15
			tpHL	0.97	1.01	1.09	1.15	1.21
		sck2_to_qn	tpLH	1.18	1.23	1.31	1.39	1.47
			tpHL	1.04	1.07	1.13	1.17	1.22

ld1s2

D Latch with 2 Scan Clock Control

Timing Constraints:

<i>Version</i>	<i>Parameters</i>	<i>Value</i>	<i>Version</i>	<i>Parameters</i>	<i>Value</i>
ld1s2	d_setup	0.60	ld1s2p	d_setup	0.72
	d_hold	-0.12		d_hold	-0.23
	cp_pw0	0.47		cp_pw0	0.47
	cp_pw1	0.47		cp_pw1	0.47
	sck2_pw	0.55		sck2_pw	0.55
	si_setup	0.87		si_setup	0.87
	si_hold	0.00		si_hold	0.00

Name: ld1x4



Description: 4 LD1 in Parallel with Common Gates

Coding Syntax:

$u(q0,q1,q2,q3,q0n,q1n,q2n,q3n)=ld1x4*(d0,d1,d2,d3,g)$

Logic Symbol:

Schematics:



Truth Table:

g	d0	q0	q0n
1	0	0	1
1	1	1	0
0	x	q0	q0n

Loading Characteristics:

Values stated in standard loads.

Version	d0	d1	d2	d3	g
ld1x4	1.0	1.0	1.0	1.0	1.0
ld1x4p	1.0	1.0	1.0	1.0	1.0

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.

Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
ld1x4	16	Any d to any q	tpLH	0.57	0.65	0.82	0.99	1.18
			tpHL	0.54	0.60	0.71	0.80	0.89
		Any d to any qn	tpLH	0.69	0.77	0.93	1.11	1.29
			tpHL	0.69	0.74	0.82	0.91	0.99
		g to any q	tpLH	0.64	0.72	0.89	1.06	1.24
			tpHL	0.60	0.66	0.77	0.87	0.96
		g to any qn	tpLH	0.75	0.83	1.00	1.17	1.35
			tpHL	0.75	0.81	0.89	0.97	1.05

ld1x4

4 LD1 in Parallel with Common Gates

AC Characteristics: (Cont.)

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
ld1x4p	20	Any d to any q	tpLH	0.56	0.60	0.69	0.77	0.86
			tpHL	0.52	0.57	0.64	0.70	0.75
		Any d to any qn	tpLH	0.73	0.77	0.85	0.93	1.02
			tpHL	0.74	0.78	0.83	0.88	0.93
		g to any q	tpLH	0.61	0.66	0.75	0.83	0.91
			tpHL	0.58	0.63	0.70	0.76	0.82
		g to any qn	tpLH	0.79	0.83	0.92	1.00	1.08
			tpHL	0.80	0.83	0.89	0.94	0.98

Timing Constraints:

Version	Parameters	Value	Version	Parameters	Value
ld1x4	Any d setup	0.48	ld1x4p	Any d setup	0.57
	Any d hold	0.07		Any d hold	0.00
	Any g pw	0.55		Any g pw	0.58

Name: ld2



Description: D Latch

Coding Syntax:

$u(q,qn)=ld2*(d,gn)$

Logic Symbol:

Schematics:



Truth Table:

<i>d</i>	<i>gn</i>	<i>q0</i>	<i>qn</i>
0	0	0	1
1	0	1	0
x	1	q0	qn

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>d</i>	<i>gn</i>
ld2	1.0	0.5
ld2p	1.0	0.5

ld2
D Latch

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
ld2	5	d_to_q	tpLH	0.57	0.65	0.82	0.99	1.18
			tpHL	0.53	0.60	0.71	0.80	0.89
		d_to_qn	tpLH	0.69	0.77	0.93	1.10	1.28
			tpHL	0.68	0.74	0.82	0.90	0.99
		gn_to_q	tpLH	0.58	0.66	0.83	1.00	1.19
			tpHL	0.57	0.63	0.74	0.84	0.93
		gn_to_qn	tpLH	0.72	0.80	0.97	1.14	1.32
			tpHL	0.69	0.75	0.83	0.92	1.00
ld2p	6	d_to_q	tpLH	0.56	0.60	0.69	0.77	0.86
			tpHL	0.52	0.56	0.64	0.70	0.75
		d_to_qn	tpLH	0.73	0.77	0.85	0.93	1.02
			tpHL	0.75	0.78	0.83	0.88	0.93
		gn_to_q	tpLH	0.56	0.60	0.69	0.77	0.86
			tpHL	0.56	0.60	0.67	0.73	0.78
		gn_to_qn	tpLH	0.76	0.80	0.88	0.96	1.05
			tpHL	0.75	0.78	0.83	0.88	0.93



Timing Constraints:

Version	Parameters	Value	Version	Parameters	Value
ld2	d_setup	0.51	ld2p	d_setup	0.60
	d_hold	-0.02		d_hold	-0.10
	gn_pw0	0.47		gn_pw0	0.47
	gn_pw1	0.47		gn_pw1	0.47

5304804 0017191 157

Id2lp D Latch, Active Low with Enable, Buffered, Double Drive

Name: Id2lp **Description:** D Latch, Active Low with Enable, Buffered, Double Drive
Coding Syntax: u(q,qn)=Id2lp(d,gn,ld,ldn)
Logic Symbol: **Schematics:**



Truth Table:

<i>gn</i>	<i>ld</i>	<i>ldn</i>	<i>d</i>	<i>q</i>	<i>qn</i>
1	x	x	x	q	qn
0	0	0	x	0	1
0	0	1	x	q	qn
0	1	0	0	0	1
0	1	0	1	1	0
0	1	1	0	q	qn
0	1	1	1	1	0

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>d</i>	<i>gn</i>	<i>ld</i>	<i>ldn</i>
ld2lp	1.0	0.5	0.5	1.0

ld2lp

D Latch, Active Low with Enable, Buffered, Double Drive

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
ld2lp	8	d_to_q	tpLH	0.78	0.82	0.91	0.99	1.07
			tpHL	0.90	0.93	0.98	1.03	1.07
		d_to_qn	tpLH	1.07	1.12	1.19	1.28	1.36
			tpHL	0.95	0.99	1.05	1.10	1.14
		ld_to_q	tpLH	0.78	0.82	0.91	0.99	1.07
			tpHL	0.90	0.93	0.98	1.03	1.07
		ld_to_qn	tpLH	1.07	1.12	1.19	1.28	1.36
			tpHL	0.95	0.99	1.05	1.10	1.14
		ldn_to_q	tpLH	0.78	0.82	0.91	0.99	1.07
			tpHL	0.90	0.93	0.98	1.03	1.07
		ldn_to_qn	tpLH	1.07	1.12	1.19	1.28	1.36
			tpHL	0.95	0.99	1.05	1.10	1.14
		gn_to_q	tpLH	0.62	0.67	0.75	0.83	0.92
			tpHL	0.63	0.67	0.72	0.77	0.81
		gn_to_qn	tpLH	0.81	0.85	0.93	1.01	1.10
			tpHL	0.79	0.84	0.89	0.94	0.98

Timing Constraints:

Version	Parameters	Value
ld2lp	d_setup	0.82
	d_hold	-0.16
	gn_pw0	0.55
	gn_pw1	0.55

Name: ld3



Description: D Latch with Clear Direct/Gate Active High

Coding Syntax:

$$u(q,qn)=ld3*(d,g,cd)$$

Logic Symbol:

Schematics:



Truth Table:

<i>d</i>	<i>g</i>	<i>cd</i>	<i>q</i>	<i>qn</i>
0	1	1	0	1
1	1	1	1	0
x	0	1	q	qn
x	x	0	0	1

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>d</i>	<i>g</i>	<i>cd</i>
ld3	1.0	0.5	0.9
ld3p	1.0	0.5	0.9

Id3

D Latch with Clear Direct/Gate Active High

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal. Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
ld3	5	d_to_q	tpLH	0.64	0.74	0.93	1.12	1.31
			tpHL	0.65	0.71	0.82	0.91	1.00
		d_to_qn	tpLH	0.80	0.88	1.05	1.22	1.40
			tpHL	0.78	0.83	0.92	1.00	1.08
		g_to_q	tpLH	0.68	0.77	0.97	1.15	1.34
			tpHL	0.59	0.65	0.76	0.85	0.94
		g_to_qn	tpLH	0.74	0.82	0.99	1.16	1.34
			tpHL	0.81	0.86	0.95	1.03	1.12
		cd_to_qn	tpLH	0.73	0.80	0.97	1.14	1.32
			tpHL	0.73	0.80	0.97	1.14	1.32
		cd_to_q	tpLH	0.58	0.64	0.74	0.84	0.93
			tpHL	0.58	0.64	0.74	0.84	0.93
ld3p	6	d_to_q	tpLH	0.63	0.68	0.78	0.88	0.98
			tpHL	0.64	0.68	0.75	0.81	0.86
		d_to_qn	tpLH	0.84	0.89	0.97	1.05	1.13
			tpHL	0.85	0.88	0.94	0.99	1.04
		g_to_q	tpLH	0.65	0.70	0.80	0.90	1.00
			tpHL	0.57	0.62	0.68	0.74	0.79
		g_to_qn	tpLH	0.78	0.82	0.90	0.98	1.07
			tpHL	0.87	0.90	0.96	1.01	1.05
		cd_to_qn	tpLH	0.77	0.81	0.89	0.97	1.06
			tpHL	0.77	0.81	0.89	0.97	1.06
		cd_to_q	tpLH	0.57	0.61	0.67	0.73	0.79
			tpHL	0.57	0.61	0.67	0.73	0.79

Timing Constraints:

Version	Parameters	Value	Version	Parameters	Value
ld3	d_setup	0.68	ld3p	d_setup	0.78
	d_hold	-0.16		d_hold	-0.27
	g_pw	0.42		g_pw	0.42
	cd_rcvry	0.70		cd_rcvry	0.89
	cd_hold	-0.32		cd_hold	-0.51

Name: ld4



Description: D Latch with Clear Direct/Gate Active Low

Coding Syntax:

$$u(q,qn)=ld4*(d,gn,cd)$$

Logic Symbol:

Schematics:



Truth Table:

<i>d</i>	<i>gn</i>	<i>cd</i>	<i>q</i>	<i>qn</i>
0	0	1	0	1
1	0	1	1	0
x	1	1	q	qn
x	x	0	0	1

Loading Characteristics:

Values stated in standard loads.

Version	<i>d</i>	<i>gn</i>	<i>cd</i>
ld4	0.6	0.5	0.9
ld4p	0.6	0.5	0.9

Id4**D Latch with Clear Direct/Gate Active Low****AC Characteristics:**

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
 Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
Id4	5	d_to_q	tpLH	0.63	0.72	0.90	1.08	1.26
			tpHL	0.64	0.69	0.80	0.89	0.97
		d_to_qn	tpLH	0.79	0.86	1.02	1.18	1.35
			tpHL	0.76	0.81	0.90	0.98	1.05
		gn_to_q	tpLH	0.64	0.73	0.91	1.09	1.26
			tpHL	0.57	0.63	0.73	0.82	0.91
		gn_to_qn	tpLH	0.72	0.80	0.95	1.11	1.29
			tpHL	0.77	0.82	0.91	0.99	1.06
		cd_to_qn	tpLH	0.71	0.79	0.94	1.10	1.27
			tpHL	0.71	0.79	0.94	1.10	1.27
		cd_to_q	tpLH	0.56	0.62	0.72	0.81	0.90
			tpHL	0.56	0.62	0.72	0.81	0.90
Id4p	6	d_to_q	tpLH	0.63	0.68	0.78	0.88	0.98
			tpHL	0.64	0.69	0.75	0.80	0.86
		d_to_qn	tpLH	0.85	0.89	0.97	1.05	1.14
			tpHL	0.85	0.88	0.94	0.99	1.04
		gn_to_q	tpLH	0.62	0.67	0.77	0.87	0.97
			tpHL	0.57	0.61	0.68	0.73	0.79
		gn_to_qn	tpLH	0.77	0.82	0.90	0.98	1.06
			tpHL	0.84	0.87	0.93	0.98	1.03
		cd_to_qn	tpLH	0.77	0.81	0.89	0.97	1.06
			tpHL	0.77	0.81	0.89	0.97	1.06
		cd_to_q	tpLH	0.57	0.61	0.67	0.73	0.78
			tpHL	0.57	0.61	0.67	0.73	0.78

5304804 0017197 675

Timing Constraints:



<i>Version</i>	<i>Parameters</i>	<i>Value</i>	<i>Version</i>	<i>Parameters</i>	<i>Value</i>
ld4	d_setup	0.65	ld4p	d_setup	0.75
	d_hold	-0.16		d_hold	-0.27
	gn_pw0	0.42		gn_pw0	0.42
	gn_pw1	0.42		gn_pw1	0.42
	cd_rcvry	0.80		cd_rcvry	0.90
	cd_hold	-0.42		cd_hold	-0.52

lsr0
SR Latch

Name: lsr0 Description: SR Latch

Coding Syntax: $u(q,qn)=lsr0*(s,r)$

Logic Symbol: Schematics:



Truth Table:

s	r	q	qn
0	0	0	0
0	1	1	0
1	0	0	1
1	1	q	qn

Loading Characteristics:

Values stated in standard loads.

Version	s	r
lsr0	0.9	0.9
lsr0p	0.9	0.9

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal. Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
lsr0	3	s_to_q	tpLH	0.64	0.73	0.89	1.07	1.25
			tpHL	0.64	0.73	0.89	1.07	1.25
		r_to_qn	tpLH	0.65	0.73	0.90	1.08	1.26
			tpHL	0.65	0.73	0.90	1.08	1.26
		r_to_q	tpLH	0.44	0.53	0.69	0.86	1.04
			tpHL	0.39	0.45	0.54	0.62	0.70
		s_to_qn	tpLH	0.46	0.55	0.72	0.89	1.07
			tpHL	0.41	0.47	0.56	0.64	0.72

AC Characteristics: (Cont.)

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
Isr0p	4	s_to_q	tpLH	0.69	0.74	0.83	0.91	0.99
			tpHL	0.69	0.74	0.83	0.91	0.99
		r_to_qn	tpLH	0.70	0.75	0.84	0.92	1.01
			tpHL	0.70	0.75	0.84	0.92	1.01
		r_to_q	tpLH	0.43	0.48	0.57	0.65	0.73
			tpHL	0.39	0.44	0.49	0.54	0.59
		s_to_qn	tpLH	0.45	0.50	0.59	0.68	0.76
			tpHL	0.41	0.45	0.51	0.56	0.61

5304804 0017200 T9T

Isr1

SR Latch with Clear, Set, Separate Gated Inputs

Name: Isr1



Description: SR Latch with Clear, Set, Separate Gated Inputs

Coding Syntax:

$u(q,qn)=Isr1(s1,s2,sd,r1,r2,rd)$

Logic Symbol:

Schematics:



Truth Table:

<i>s1,s2</i>	<i>r1,r2</i>	<i>sd</i>	<i>rd</i>	<i>q</i>	<i>qn</i>
x	x	0	1	1	0
x	x	1	0	0	1
x	x	0	0	1	1
1	1	1	1	q	qn
1	0	1	1	0	1
0	1	1	1	1	0
0	0	1	1	1	1

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>s1</i>	<i>s2</i>	<i>sd</i>	<i>r1</i>	<i>r2</i>	<i>rd</i>
Isr1	0.9	0.8	0.9	0.9	0.8	0.9

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
 Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
lsr1	4	s1_to_q	tpLH	2.92	3.02	3.19	3.35	3.53
			tpHL	0.46	0.55	0.73	0.91	1.08
		s2_to_q	tpLH	2.92	3.02	3.19	3.35	3.53
			tpHL	0.46	0.55	0.73	0.91	1.08
		r1_to_qn	tpLH	2.92	3.02	3.19	3.35	3.53
			tpHL	0.46	0.55	0.73	0.91	1.08
		r2_to_qn	tpLH	2.92	3.02	3.19	3.35	3.53
			tpHL	0.46	0.55	0.73	0.91	1.08
		sd_to_q	tpLH	0.37	0.47	0.64	0.81	0.98
			tpHL	0.46	0.55	0.73	0.91	1.08
		rd_to_qn	tpLH	0.37	0.47	0.64	0.81	0.98
			tpHL	0.46	0.55	0.73	0.91	1.08

lsr2

SR Latch with Clear, Set, Common Gated Inputs

Name: lsr2



Description: SR Latch with Clear, Set, Common Gated Inputs

Coding Syntax:

$u(q,qn)=lsr2(s,r,g,sd,rd)$

Logic Symbol:

Schematics:



Truth Table:

<i>s</i>	<i>r</i>	<i>g</i>	<i>sd</i>	<i>rd</i>	<i>q</i>	<i>qn</i>
x	x	x	0	1	1	0
x	x	x	1	0	0	1
x	x	x	0	0	1	1
x	x	1	1	1	<i>q</i>	<i>qn</i>
1	1	0	1	1	<i>q</i>	<i>qn</i>
1	0	0	1	1	0	1
0	1	0	1	1	1	0
0	0	0	1	1	1	1

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>s</i>	<i>r</i>	<i>g</i>	<i>sd</i>	<i>rd</i>
lsr2	0.8	0.8	1.8	0.9	0.9

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
 Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
Isr2	4	g_to_q	tpLH	2.96	3.06	3.23	3.39	3.57
			tpHL	0.47	0.57	0.76	0.94	1.11
		sd_to_q	tpLH	0.37	0.47	0.64	0.81	0.98
			tpHL	0.47	0.57	0.76	0.94	1.11
		rd_to_qn	tpLH	0.37	0.47	0.64	0.81	0.98
			tpHL	0.47	0.57	0.76	0.94	1.11
		s_to_q	tpLH	2.96	3.06	3.23	3.39	3.57
			tpHL	0.47	0.57	0.76	0.94	1.11
		r_to_qn	tpLH	3.00	3.10	3.27	3.43	3.60
			tpHL	0.47	0.57	0.76	0.94	1.11

■ 5304804 0017204 635 ■

LEA300K Internal Macrocells

Latches 2-219

Isr2buf

SR Latch with Clear, Set, Common Gated Input

Name: Isr2buf



Description: SR Latch with Clear, Set, Common Gated Input

Coding Syntax:

$u(q,qn)=\text{Isr2buf}(s,r,g,sd,rd)$

Logic Symbol:

Schematics:



Truth Table:

<i>s</i>	<i>r</i>	<i>g</i>	<i>sd</i>	<i>rd</i>	<i>q</i>	<i>qn</i>
x	x	x	0	1	0	1
x	x	x	1	0	1	0
x	x	x	0	0	1	1
x	x	1	1	1	<i>q</i>	<i>qn</i>
1	1	0	1	1	<i>q</i>	<i>qn</i>
1	0	0	1	1	1	0
0	1	0	1	1	0	1
0	0	0	1	1	0	0

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>s</i>	<i>r</i>	<i>g</i>	<i>sd</i>	<i>rd</i>
Isr2buf	0.9	0.9	1.8	1.0	1.0

Isr2buf
SR Latch with Clear, Set, Common Gated Input

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
 Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
Isr2buf	6	g_to_q	tpLH	0.72	0.79	0.94	1.11	1.28
			tpHL	0.75	0.79	0.87	0.95	1.03
		g_to_qn	tpLH	0.71	0.78	0.93	1.10	1.27
			tpHL	0.78	0.82	0.90	0.98	1.05
		s_to_q	tpLH	0.72	0.79	0.94	1.11	1.28
			tpHL	0.75	0.79	0.87	0.95	1.03
		s_to_qn	tpLH	0.71	0.78	0.94	1.10	1.27
			tpHL	1.05	1.09	1.17	1.25	1.32
		r_to_q	tpLH	0.71	0.78	0.93	1.10	1.27
			tpHL	1.03	1.08	1.16	1.24	1.31
		r_to_qn	tpLH	0.71	0.78	0.93	1.10	1.27
			tpHL	0.78	0.82	0.90	0.98	1.05
		sd_to_q	tpLH	0.58	0.65	0.80	0.97	1.14
			tpHL	0.75	0.79	0.87	0.95	1.03
		sd_to_qn	tpLH	0.71	0.78	0.94	1.10	1.27
			tpHL	0.91	0.95	1.03	1.11	1.18
		rd_to_q	tpLH	0.71	0.78	0.93	1.10	1.27
			tpHL	0.90	0.95	1.03	1.11	1.18
		rd_to_qn	tpLH	0.58	0.65	0.80	0.97	1.14
			tpHL	0.78	0.82	0.90	0.98	1.05

sld3

D Latch with Synchronous Clear

Name: sld3



Description: D Latch with Synchronous Clear

Coding Syntax:

$u(q,qn)=sld3(d,g,cl)$

Logic Symbol:

Schematics:



Truth Table:

<i>d</i>	<i>g</i>	<i>cl</i>	<i>q</i>	<i>qn</i>
0	1	1	0	1
1	1	1	1	0
x	0	x	q	qn
x	1	0	0	1

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>d</i>	<i>g</i>	<i>cl</i>
sld3	1.0	0.5	1.0
sld3p	1.0	1.0	1.0

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads						
				2	4	8	12	16		
sld3	5	g_to_q	tpLH	0.76	0.85	1.03	1.20	1.38		
			tpHL	0.67	0.74	0.85	0.95	1.04		
		g_to_qn	tpLH	0.82	0.90	1.07	1.24	1.42		
			tpHL	0.88	0.93	1.02	1.10	1.18		
		d_to_q	tpLH	0.62	0.71	0.89	1.06	1.25		
			tpHL	0.60	0.67	0.78	0.88	0.97		
		d_to_qn	tpLH	0.76	0.83	1.00	1.17	1.35		
			tpHL	0.74	0.79	0.88	0.96	1.04		
		cl_to_q	tpLH	0.62	0.71	0.89	1.06	1.25		
			tpHL	0.60	0.67	0.78	0.88	0.97		
		cl_to_qn	tpLH	0.76	0.83	1.00	1.17	1.35		
			tpHL	0.74	0.79	0.88	0.96	1.04		
		sld3p	5	g_to_q	tpLH	0.74	0.79	0.88	0.97	1.05
					tpHL	0.67	0.72	0.78	0.84	0.89
				g_to_qn	tpLH	0.89	0.93	1.01	1.08	1.16
					tpHL	0.95	0.98	1.03	1.08	1.12
d_to_q	tpLH			0.61	0.66	0.76	0.84	0.92		
	tpHL			0.61	0.66	0.73	0.79	0.84		
d_to_qn	tpLH			0.84	0.88	0.96	1.03	1.11		
	tpHL			0.82	0.86	0.91	0.95	0.99		
cl_to_q	tpLH			0.61	0.66	0.76	0.84	0.92		
	tpHL			0.61	0.66	0.73	0.79	0.84		
cl_to_qn	tpLH			0.84	0.88	0.96	1.03	1.11		
	tpHL			0.82	0.86	0.91	0.95	0.99		

sld3

D Latch with Synchronous Clear

Timing Constraints:

<i>Version</i>	<i>Parameters</i>	<i>Value</i>	<i>Version</i>	<i>Parameters</i>	<i>Value</i>
sld3	d_setup	0.65	sld3p	d_setup	0.75
	d_hold	0.10		d_hold	-0.18
	cl_setup	0.65		cl_setup	0.75
	cl_hold	0.10		cl_hold	-0.18
	g_pw0	0.68		g_pw0	0.50
	g_pw1	0.68		g_pw1	0.50

Name: sld4



Description: D Latch with Active Low Gate and Synchronous Clear

Coding Syntax:

 $u(q,qn)=sld4(d,gn,cl)$

Logic Symbol:

Schematics:



Truth Table:

<i>d</i>	<i>g</i>	<i>cl</i>	<i>q</i>	<i>qn</i>
0	0	1	0	1
1	0	1	1	0
x	1	x	q	qn
x	0	0	0	1

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>d</i>	<i>gn</i>	<i>cl</i>
sld4	1.0	0.4	0.0
sld4p	1.0	0.5	1.0

sld4**D Latch with Active Low Gate and Synchronous Clear****AC Characteristics:**

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
 Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads						
				2	4	8	12	16		
sld4	5	gn_to_q	tpLH	0.68	0.77	0.95	1.12	1.31		
			tpHL	0.74	0.80	0.92	1.02	1.11		
		gn_to_qn	tpLH	0.89	0.97	1.14	1.31	1.49		
			tpHL	0.80	0.85	0.94	1.02	1.10		
		cl_to_q	tpLH	0.62	0.71	0.89	1.06	1.25		
			tpHL	0.60	0.67	0.78	0.88	0.97		
		cl_to_qn	tpLH	0.76	0.83	1.00	1.17	1.35		
			tpHL	0.74	0.79	0.88	0.96	1.04		
		d_to_q	tpLH	0.62	0.71	0.89	1.06	1.25		
			tpHL	0.60	0.67	0.78	0.88	0.97		
		d_to_qn	tpLH	0.76	0.83	1.00	1.17	1.35		
			tpHL	0.74	0.79	0.88	0.96	1.04		
		sld4p	5	gn_to_q	tpLH	0.67	0.72	0.81	0.89	0.97
					tpHL	0.74	0.79	0.85	0.91	0.96
				gn_to_qn	tpLH	0.96	1.00	1.08	1.16	1.24
					tpHL	0.87	0.91	0.96	1.01	1.05
cl_to_q	tpLH			0.61	0.66	0.75	0.84	0.92		
	tpHL			0.62	0.66	0.72	0.79	0.84		
cl_to_qn	tpLH			0.84	0.88	0.96	1.03	1.11		
	tpHL			0.82	0.86	0.90	0.95	0.99		
d_to_q	tpLH			0.61	0.66	0.75	0.84	0.92		
	tpHL			0.62	0.66	0.72	0.79	0.84		
d_to_qn	tpLH			0.84	0.88	0.96	1.03	1.11		
	tpHL			0.82	0.86	0.90	0.95	0.99		

■ 5304804 0017211 875 ■

D Latch with Active Low Gate and Synchronous Clear

Timing Constraints:

<i>Version</i>	<i>Parameters</i>	<i>Value</i>	<i>Version</i>	<i>Parameters</i>	<i>Value</i>
sld4	d_setup	0.58	sld4p	d_setup	0.67
	d_hold	0.08		d_hold	-0.09
	cl_setup	0.58		cl_setup	0.67
	cl_hold	0.08		cl_hold	-0.09
	gn_pw0	0.59		gn_pw0	0.50
	gn_pw1	0.59		gn_pw1	0.50

src1

D Latch into D Latch with Scan Input

Name: src1



Description: D Latch into D Latch with Scan Input

Coding Syntax:

$u(q1,q1n,q2,q2n)=src1*(d,c1,si,tc,c2)$

Logic Symbol:

Schematics:



Truth Table:

<i>c1</i>	<i>tc</i>	<i>c2</i>	<i>q1</i>	<i>q1n</i>	<i>q2</i>	<i>q2n</i>
1	0	0	d	\bar{d}	q2	q2n
0	1	0	si	\bar{si}	q2	q2n
0	0	1	q1	q1n	q1	q1n

Loading Characteristics:

Values stated in standard loads.

Version	<i>d</i>	<i>c1</i>	<i>si</i>	<i>tc</i>	<i>c2</i>
src1	0.0	0.5	1.0	0.5	0.5
src1p	1.0	0.5	1.0	0.5	0.5

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
src1	11	c1_to_q1	tpLH	0.73	0.81	0.97	1.14	1.31
			tpHL	0.71	0.79	0.92	1.03	1.14
		c1_to_q1n	tpLH	0.87	0.95	1.10	1.26	1.44
			tpHL	0.84	0.89	0.98	1.05	1.13
		c1_to_q2	tpLH	1.22	1.30	1.47	1.63	1.80
			tpHL	1.24	1.30	1.41	1.51	1.60
		c1_to_q2n	tpLH	1.39	1.47	1.62	1.78	1.95
			tpHL	1.34	1.38	1.47	1.55	1.62
		d_to_q1	tpLH	0.56	0.64	0.80	0.97	1.14
			tpHL	0.59	0.67	0.80	0.92	1.02
		d_to_q1n	tpLH	0.75	0.83	0.99	1.15	1.32
			tpHL	0.67	0.72	0.81	0.88	0.96
		d_to_q2	tpLH	1.05	1.13	1.30	1.46	1.63
			tpHL	1.12	1.18	1.29	1.39	1.48
		d_to_q2n	tpLH	1.27	1.35	1.50	1.66	1.83
			tpHL	1.17	1.21	1.30	1.38	1.45
		si_to_q1	tpLH	0.75	0.83	0.99	1.16	1.34
			tpHL	0.78	0.86	0.99	1.10	1.21
		si_to_q1n	tpLH	0.94	1.02	1.17	1.33	1.50
			tpHL	0.87	0.92	1.00	1.07	1.15
		si_to_q2	tpLH	1.24	1.33	1.49	1.65	1.82
			tpHL	1.30	1.37	1.48	1.58	1.67
		si_to_q2n	tpLH	1.46	1.53	1.69	1.85	2.01
			tpHL	1.36	1.41	1.49	1.57	1.64
		tc_to_q1	tpLH	0.91	0.99	1.16	1.32	1.50
			tpHL	0.89	0.97	1.11	1.22	1.32
		tc_to_q1n	tpLH	1.05	1.14	1.29	1.45	1.62
			tpHL	1.03	1.08	1.16	1.24	1.31
		tc_to_q2	tpLH	1.40	1.49	1.65	1.81	1.98
			tpHL	1.42	1.48	1.60	1.70	1.79
		tc_to_q2n	tpLH	1.57	1.65	1.80	1.96	2.13
			tpHL	1.52	1.57	1.65	1.73	1.80
		c2_to_q2	tpLH	0.60	0.69	0.85	1.01	1.18
			tpHL	0.59	0.65	0.76	0.86	0.95
		c2_to_q2n	tpLH	0.74	0.81	0.97	1.13	1.30
			tpHL	0.72	0.77	0.85	0.93	1.00

5304804 0017214 584

LEA300K Internal Macrocells

Latches 2-229

src1**D Latch into D Latch with Scan Input****AC Characteristics: (Cont.)**

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
 Values stated in nanoseconds. Ramp time=1.2 ns (measured from 10% to 90% VDD).

Version	Gate Count	Delay Path	Output	Standard Loads				
				2	4	8	12	16
src1p	13	c1_to_q1	tpLH	0.71	0.75	0.83	0.92	1.00
			tpHL	0.70	0.76	0.84	0.91	0.98
		c1_to_q1n	tpLH	0.96	1.00	1.08	1.16	1.23
			tpHL	0.90	0.93	0.98	1.03	1.07
		c1_to_q2	tpLH	1.31	1.36	1.44	1.52	1.61
			tpHL	1.36	1.41	1.47	1.53	1.59
		c1_to_q2n	tpLH	1.58	1.62	1.70	1.78	1.86
			tpHL	1.50	1.54	1.59	1.63	1.68
		d_to_q1	tpLH	0.54	0.59	0.67	0.76	0.84
			tpHL	0.59	0.64	0.72	0.80	0.87
		d_to_q1n	tpLH	0.84	0.88	0.96	1.04	1.12
			tpHL	0.74	0.77	0.82	0.87	0.91
		d_to_q2	tpLH	1.15	1.20	1.28	1.36	1.44
			tpHL	1.25	1.29	1.36	1.42	1.48
		d_to_q2n	tpLH	1.47	1.51	1.59	1.66	1.74
			tpHL	1.34	1.37	1.42	1.47	1.51
		si_to_q1	tpLH	0.74	0.78	0.87	0.95	1.04
			tpHL	0.78	0.83	0.92	0.99	1.06
		si_to_q1n	tpLH	1.04	1.08	1.16	1.23	1.31
			tpHL	0.93	0.97	1.02	1.06	1.11
		si_to_q2	tpLH	1.35	1.39	1.48	1.56	1.64
			tpHL	1.44	1.48	1.55	1.61	1.67
		si_to_q2n	tpLH	1.66	1.70	1.78	1.86	1.93
			tpHL	1.54	1.57	1.62	1.67	1.71
		tc_to_q1	tpLH	0.90	0.94	1.03	1.11	1.20
			tpHL	0.90	0.95	1.03	1.11	1.18
		tc_to_q1n	tpLH	1.15	1.19	1.27	1.35	1.43
			tpHL	1.09	1.13	1.18	1.22	1.27
		tc_to_q2	tpLH	1.51	1.55	1.64	1.72	1.80
			tpHL	1.56	1.60	1.67	1.73	1.79
		tc_to_q2n	tpLH	1.78	1.82	1.89	1.97	2.05
			tpHL	1.70	1.73	1.78	1.83	1.87
		c2_to_q2	tpLH	0.58	0.62	0.71	0.79	0.87
			tpHL	0.59	0.64	0.70	0.77	0.82
		c2_to_q2n	tpLH	0.81	0.86	0.93	1.01	1.09
			tpHL	0.77	0.80	0.85	0.90	0.94

■ 5304804 0017215 410 ■

Timing Constraints:

<i>Version</i>	<i>Parameters</i>	<i>Value</i>	<i>Version</i>	<i>Parameters</i>	<i>Value</i>
src1	d_c1_setup	0.63	src1p	d_c1_setup	0.77
	d_c1_hold	-0.34		d_c1_hold	-0.40
	d_c2_setup	1.10		d_c2_setup	1.33
	d_c2_hold	-0.61		d_c2_hold	-0.72
	si_setup	0.79		si_setup	0.92
	si_hold	-0.51		si_hold	-0.55
	c1_pw	0.23		c1_pw	0.33
	tc_pw	0.23		tc_pw	0.33
	c2_pw	0.41		c2_pw	0.53

2.5 Internal Clock Buffers

This section contains data pages for the LEA300K internal clock buffers.

Naming Conventions

Internal clock buffer names have the following format:

root_name | *input_voltage_level_option* | *drive_strength* |
internal_buffer_flag

Table 2.1 shows the naming conventions used for internal clock buffers.

Table 2.1
Internal Clock
Buffer Naming
Conventions

Root Name	Input Voltage		Internal Buffer Flag
	Level Options	Drive Strength in mA	
clk	t = TTL	2 (maximum loading \leq 250)	i
	c = CMOS	4 (maximum loading \leq 500)	
		8 (maximum loading \leq 1,000)	
		12(maximum loading \leq 1,500)	
		16 (maximum loading \leq 2,000)	

For example, `clk2i` is a 2 mA internal clock buffer with TTL input.



- **Note:** For the coding syntax, an asterisk following the cell name is a wildcard symbol that replaces the drive strength values.

clkc
Internal Clock Buffer

Name: clkc Description: Internal Clock Buffer

Coding Syntax: z=clkc*i(a)

Logic Symbol: Schematics:



Truth Table:

a	z
0	0
1	1

Loading Characteristics:

Values stated in standard loads.

Version	a
clkc2i	2.1
clkc4i	2.1
clkc8i	2.1
clkc12i	2.1
clkc16i	2.1

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.

Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

Version	I/O Slots	Delay Path	Output	Standard Loads					
				100	150	200	300	400	600
clkc2i	2	a_to_z	tpLH	0.88	1.02	1.16	1.45	1.74	2.32
			tpHL	0.92	1.14	1.37	1.82	2.27	3.18
Version	I/O Slots	Delay Path	Output	Standard Loads					
				150	200	300	400	600	800
clkc4i	2	a_to_z	tpLH	0.82	0.92	1.03	1.24	1.45	1.88
			tpHL	0.81	0.98	1.15	1.49	1.82	2.50
Version	I/O Slots	Delay Path	Output	Standard Loads					
				200	300	400	600	800	1000
clkc8i	2	a_to_z	tpLH	0.87	1.21	1.56	1.80	2.16	2.52
			tpHL	0.85	1.36	1.87	2.21	2.72	3.22

5304804 0017218 12T

AC Characteristics: (Cont.)



VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

Version	I/O Slots	Delay Path	Output	Standard Loads					
				400	600	800	1000	1200	1600
clk12i	2	a_to_z	tpLH	1.09	1.30	1.51	1.73	1.95	2.38
			tpHL	1.23	1.57	1.90	2.24	2.58	3.26
Version	I/O Slots	Delay Path	Output	Standard Loads					
				400	600	800	1200	1600	2000
clk16i	2	a_to_z	tpLH	1.01	1.10	1.29	1.57	1.85	2.23
			tpHL	1.10	1.26	1.57	2.03	2.49	3.10

■ 5304804 0017219 066 ■

clk
Internal Clock Buffer

Name: clk Description: Internal Clock Buffer
 Coding Syntax: $z=clk*i(a)$
 Logic Symbol: Schematics:



Truth Table:

a	z
0	0
1	1

Loading Characteristics:

Values stated in standard loads.

Version	a
clk2i	2.0
clk4i	2.0
clk8i	2.0
clk12i	2.0
clk16i	2.0

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.

Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

Version	I/O Slots	Delay Path	Output	Standard Loads					
				100	150	200	300	400	600
clk2i	2	a_to_z	tpLH	0.90	1.04	1.18	1.47	1.75	2.34
			tpHL	1.01	1.24	1.46	1.91	2.36	3.27
Version	I/O Slots	Delay Path	Output	Standard Loads					
				150	200	300	400	600	800
clk4i	2	a_to_z	tpLH	0.86	0.97	1.07	1.28	1.49	1.93
			tpHL	0.90	1.07	1.25	1.58	1.92	2.59
Version	I/O Slots	Delay Path	Output	Standard Loads					
				200	300	400	600	800	1000
clk8i	2	a_to_z	tpLH	0.92	1.26	1.61	1.85	2.21	2.57
			tpHL	0.95	1.46	1.97	2.30	2.81	3.32

AC Characteristics: (Cont.)

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal.
Values stated in nanoseconds. Ramp time=0.2 ns (measured from 10% to 90% VDD).

Version	I/O Slots	Delay Path	Output	Standard Loads					
				400	600	800	1000	1200	1600
clkt12i	2	a_to_z	tpLH	1.15	1.35	1.57	1.79	2.01	2.45
			tpHL	1.32	1.66	2.00	2.34	2.68	3.35
Version	I/O Slots	Delay Path	Output	Standard Loads					
				400	600	800	1200	1600	2000
clkt16i	2	a_to_z	tpLH	1.07	1.16	1.35	1.63	1.91	2.29
			tpHL	1.20	1.36	1.67	2.13	2.58	3.20

Chapter 3

5 V and 3.3 V I/O Macrocells

3.1 Introduction

The I/O 300K library, companion to the LEA300K technology library, contains:

- 5 V CMOS, TTL, and Schmitt trigger input macrocells
- 3.3 V I/Os (TTL-compatible buffers)

These I/O macrocells allow the designer to bridge the gap between current and future systems. Requirements for increasingly complex, bus-oriented system design have raised gate and pin counts and increased system clock rates. This trend increases switching noise in buses and increases the total power dissipation by the outputs of an ASIC. The IEEE has standardized a 3.3 V supply voltage, which results in lower power dissipation and less output noise than does a 5 V supply voltage. Designs can now accept and provide 3.3 V signals with fully characterized cells, in compliance with TTL specifications.

Delay data information given for 5 V TTL input buffers in this chapter may be used for 3.3 V applications. Special 3.3 V output and bidirectional buffers may be used to drive a 3.3 V signal.

Nomenclature and delays of 3.3 V output buffers are different from those of corresponding 5 V buffers. The names of 5 V buffers have no suffix; the names of corresponding 3.3 V I/Os are suffixed by a lowercase L (l), to indicate low voltage.

Although slew rate control with 5 V operation may be used to reduce noise levels, 3.3 V buffers provide this benefit with less propagation delay.

The 3.3 V cells are integrated into LSI Logic's C-MDE software.

3.2 Power Dissipation

Overall power dissipation of an ASIC may be reduced by using 3.3 V buffers.

The most important factor in calculating power dissipation is the charging and discharging of capacitance during circuit switching. The charging of capacitor C to a voltage V through a P-channel device builds up a charge CV and stores energy $1/2 CV^2$. This energy is later discharged through an N-channel transistor in a CMOS P-N pair. When such switching takes place at a frequency f , the resulting power dissipated in the CMOS circuit is equivalent to $P = fCV^2(1/2)$. This AC power dissipation usually contributes more than 95% of the total power dissipated in CMOS circuits. For equivalent C and f , power dissipation of the outputs is decreased by 56.44% through the use of a 3.3 V instead of a 5 V buffer.

3.3 Power Ring Structures and Power Rules

In addition to the three ground buses (V_{SS} , V_{SS2} , and V_{SS3}), and the two power buses (V_{DD} and V_{DD2}), designs using 3.3 V buffers need an additional 3.3 V power bus, V_{DD4} , for external output drivers.

The power ring structures for 5 V and 3.3 V operation are shown in Figure 3.1 (“Internal Power and Ground Ring Structure Using 5 V Power Supply for 5 V Output Buffers”) and Figure 3.2 (“Internal Power and Ground Ring Structure Using 3.3 V Power Supply for 3.3 V Output Buffers”), respectively.

If a 3.3 V buffer is used, the V_{DD4} power segment is created within the V_{DD} power ring during the layout stage of the design. 3.3 V operation may be chosen for any or all outputs.

V_{DD4} uses the same power and ground rules described for V_{DD} and V_{SS} in Chapter 1. Every V_{DD4} pad supports up to 16 standard output buffers (a standard output buffer is a 4 mA buffer). In the case of simultaneous switching, each V_{DD4} pad supports up to 10 standard output buffers. Each V_{DD4} segment must have at least one V_{DD4} pad.

LSI Logic’s 3.3 V design methodology maximizes the available I/O buffers for any design. Designs using V_{DD4} as a separate 3.3 V power bus for external 3.3 V output drivers are 25% to 30% smaller and 10% to 15% faster than designs using a 5 V power bus.

Figure 3.1
 Internal Power and
 Ground Ring
 Structure Using 5 V
 Power Supply for 5 V
 Output Buffers





Figure 3.2
 Internal Power and
 Ground Ring
 Structure Using
 3.3 V Power Supply
 for 3.3 V Output
 Buffers



3.4 Organization

The remainder of this chapter is organized into the following sections:

- Input Clock Drivers
- Input Buffers
- Unidirect Output Buffers
- Bidirect Output Buffers
- 3-State Output Buffers
- Oscillators
- Commercial Output Buffers
- 3.3 V I/Os

Naming conventions for different macrocell types are given at the beginning of each section.

3.5 Input Clock Drivers

This section contains data pages for LEA300K input clock drivers.

Naming Conventions

Input clock driver names have the following format:

root_name | *input_voltage_level_option* | *drive_strength* | *resistor (optional)*

Table 3.1 shows the naming conventions used for input clock drivers.

Table 3.1
*Input Clock Driver
Naming Conventions*


<i>Root Name¹</i>	<i>Input Voltage Level Options</i>	<i>Drive Strength in mA</i>	<i>Optional Resistors</i>
drv	t = TTL	2 (maximum loading ≤ 250)	u = pull-up
	c = CMOS	4 (maximum loading ≤ 500)	d = pull-down
	sc = Schmitt trigger for CMOS	8 (maximum loading ≤ 1,000)	
		12 (maximum loading ≤ 1,500)	
		16 (maximum loading ≤ 2,000)	

1. The prefix d (direct) is used only for the direct input clock driver, ddrv.

For example, `drvvc2u` is an input clock driver with CMOS input, a 2 mA drive strength, and a pull-up resistor.

- **Note:** For the coding syntax, an asterisk following the cell name (for example, `drvvc*`) is a wildcard symbol that replaces options' abbreviations and drive strength values.

Name: ddrv Description: Direct Input Clock Driver
 Coding Syntax: z=&ddrv*(a)
 Logic Symbol: Schematics:



Loading Characteristics: Not Applicable

AC Characteristics:



VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal. Values stated in nanoseconds.

Version	I/O Slots	Pads	Delay Path	Output	Standard Loads						Slope	Incpt
					50	100	200	300	400	500		
ddrv	1	1	a_to_z	tpLH	0.00	0.00	0.00	0.00	0.00	0.00	0.0000	0.0000
				tpHL	0.00	0.00	0.00	0.00	0.00	0.00	0.0000	0.0000

drvc

Clock Driver with CMOS Input

Name: drvc Description: Clock Driver with CMOS Input
 Coding Syntax: $u(z,po)=\&drvc*(a,pi)$
 Logic Symbol: Schematics:



Truth Table:

<i>a</i>	<i>pi</i>	<i>z</i>	<i>po</i>
0	x	0	1
1	0	1	1
1	1	1	0

Loading Characteristics:

Values stated in standard loads.

Version	<i>pi</i>
drvc2	0.5
drvc4	0.5
drvc8	0.5
drvc12	0.5
drvc16	0.5

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal. Values stated in nanoseconds.

Version	Slots	Pads	Delay Path	Output	Standard Loads						Slope	Incpt
					50	100	200	300	400	500		
drvc2	2	1	a_to_z	tpLH	1.07	1.25	1.62	1.98	2.34	2.71	0.0036	0.8900
				tpHL	0.90	1.09	1.49	1.88	2.27	2.67	0.0039	0.7000
drvc4	2	1	a_to_z	tpLH	1.03	1.16	1.43	1.70	1.97	2.24	0.0027	0.8900
				tpHL	0.87	1.01	1.30	1.60	1.89	2.18	0.0029	0.7200
drvc8	2	1	a_to_z	tpLH	1.02	1.12	1.31	1.51	1.71	1.91	0.0020	0.9200
				tpHL	0.86	0.95	1.15	1.34	1.54	1.73	0.0019	0.7600

■ 5304804 0017227 132 ■

AC Characteristics: (Cont.)


VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load,
Process=Nominal. Values stated in nanoseconds.

Version	Slots	Pads	Delay Path	Output	Standard Loads						Slope	Incpt
					50	100	200	300	400	500		
drvc12	2	1	a_to_z	tpLH	1.05	1.12	1.25	1.39	1.53	1.66	0.0014	0.9800
				tpHL	0.87	0.95	1.09	1.24	1.38	1.53	0.0015	0.8000
drvc16	2	1	a_to_z	tpLH	1.07	1.11	1.21	1.30	1.40	1.49	0.0009	1.0200
				tpHL	0.91	0.97	1.08	1.19	1.29	1.40	0.0011	0.8600

■ 5304804 0017228 079 ■

drvsc
Clock Driver with CMOS Schmitt Trigger Input

Name: drvsc Description: Clock Driver with CMOS Schmitt Trigger Input
 Coding Syntax: u(z,po)=&drvsc*(a,pi)
 Logic Symbol: Schematics:



Truth Table:

<i>a</i>	<i>pi</i>	<i>z</i>	<i>po</i>
0	x	0	1
1	0	1	1
1	1	1	0

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>pi</i>
drvsc2	0.5
drvsc4	0.5
drvsc8	0.5
drvsc12	0.5
drvsc16	0.5

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load,
 Process=Nominal. Values stated in nanoseconds.

<i>Version</i>	<i>I/O Slots</i>	<i>Pads</i>	<i>Delay Path</i>	<i>Output</i>	<i>Standard Loads</i>						<i>Slope</i>	<i>Incpt</i>
					<i>50</i>	<i>100</i>	<i>200</i>	<i>300</i>	<i>400</i>	<i>500</i>		
drvsc2	2	1	a_to_z	tpLH	1.67	1.85	2.22	2.58	2.94	3.31	0.0036	1.4900
				tpHL	1.83	2.02	2.42	2.81	3.20	3.60		

5304804 0017229 T05

AC Characteristics: (Cont.)

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load,
Process=Nominal. Values stated in nanoseconds.

Version	I/O Slots	Pads	Delay Path	Output	Standard Loads						Slope	Incpt
					50	100	200	300	400	500		
drvsc4	2	1	a_to_z	tpLH	1.67	1.80	2.07	2.34	2.61	2.88	0.0027	1.5300
				tpHL	1.80	1.94	2.23	2.53	2.82	3.11	0.0029	1.6500
drvsc8	2	1	a_to_z	tpLH	1.67	1.77	1.96	2.16	2.36	2.56	0.0020	1.5700
				tpHL	1.80	1.89	2.09	2.28	2.48	2.67	0.0019	1.7000
drvsc12	2	1	a_to_z	tpLH	1.73	1.79	1.93	2.06	2.20	2.33	0.0013	1.6600
				tpHL	1.80	1.88	2.02	2.17	2.31	2.46	0.0015	1.7300
drvsc16	2	1	a_to_z	tpLH	1.72	1.76	1.86	1.95	2.05	2.14	0.0009	1.6700
				tpHL	1.90	1.95	2.06	2.16	2.27	2.37	0.0010	1.8500

■ 5304804 0017230 727 ■

drv1

Clock Driver with TTL Input

Name: drv1



Description: Clock Driver with TTL Input

Coding Syntax:

$u(z,po)=\&drv1*(a,pi)$

Logic Symbol:

Schematics:



Truth Table:

a	pi	z	po
0	x	0	1
1	0	1	1
1	1	1	0

Loading Characteristics:

Values stated in standard loads.

Version	pi
drv12	0.5
drv14	0.5
drv16	0.5
drv18	0.5
drv20	0.5

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal. Values stated in nanoseconds.

Version	I/O Slots	Pads	Delay Path	Output	Standard Loads						Slope	Incpt
					50	100	200	300	400	500		
drv12	2	1	a_to_z	tpLH	1.11	1.29	1.66	2.02	2.38	2.75	0.0036	0.9300
				tpHL	0.90	1.09	1.49	1.88	2.27	2.67	0.0039	0.7000
drv14	2	1	a_to_z	tpLH	1.11	1.24	1.51	1.78	2.05	2.32	0.0027	0.9700
				tpHL	0.87	1.01	1.30	1.60	1.89	2.18	0.0029	0.7200
drv16	2	1	a_to_z	tpLH	1.10	1.20	1.39	1.59	1.79	1.99	0.0020	1.0000
				tpHL	0.86	0.95	1.15	1.34	1.54	1.73	0.0019	0.7600

5304804 0017231 663

AC Characteristics: (Cont.)

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load,
Process=Nominal. Values stated in nanoseconds.

Version	I/O Slots	Pads	Delay Path	Output	Standard Loads						Slope	Incpt
					50	100	200	300	400	500		
drvt12	2	1	a_to_z	tpLH	1.18	1.24	1.38	1.51	1.65	1.78	0.0013	1.1100
				tpHL	0.87	0.95	1.09	1.24	1.38	1.53		
drvt16	2	1	a_to_z	tpLH	1.16	1.20	1.30	1.39	1.49	1.58	0.0009	1.1100
				tpHL	0.96	1.01	1.12	1.22	1.33	1.43		

■ 5304804 0017232 5TT ■

5 V and 3.3 V I/O Macrocells

Input Clock Drivers 3-11

3.6 Input Buffers

This section contains data pages for the LEA300K input buffers.

Naming Conventions

Input buffer names have the following format:

root_name | *input_voltage_level_option* | *resistor (optional)*

Table 3.2 shows the naming conventions used for input buffers.

Table 3.2
Input Buffer
Naming
Conventions

<i>Root Name</i>	<i>Input Voltage Level Options</i>	<i>Optional Resistors</i>
ibuf ¹	t = TTL	u = pull-up
schmit	tn = inverted TTL	d = pull-down
tlch ²	c = CMOS	
	cn = inverted CMOS	

1. CMOS voltage level option only. Macrocell names are *ibuf* for non-inverting, *ibufn* for inverting.


2. TTL voltage level option only. Macrocell names are *tlcht* for non-inverting, *tlchn* for inverting.

For example, *schmitcnd* is an inverted Schmitt trigger with CMOS input and a pull-down resistor.

- **Note:** For the coding syntax, an asterisk following the cell name (for example, *ibuf**) is a wildcard symbol that replaces options' abbreviations.

ibuf
CMOS Input Buffer

Name: **ibuf** Description: **CMOS Input Buffer**
 Coding Syntax: **u(z,po)=&ibuf*(a,pi)**
 Logic Symbol: Schematics:



Truth Table:

<i>a</i>	<i>pi</i>	<i>z</i>	<i>po</i>
0	x	0	1
1	0	1	1
1	1	1	0

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>pi</i>
ibuf	0.5



Pin A Input Capacitance: Device(3.3 pF) + pad(0.8 pF) = 4.1 pF

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal. Values stated in nanoseconds.

<i>Version</i>	<i>I/O Slots</i>	<i>Pads</i>	<i>Delay Path</i>	<i>Output</i>	<i>Standard Loads</i>					<i>Slope</i>	<i>Incpt</i>
					2	4	8	12	16		
ibuf	1	1	a_to_z	tpLH	0.49	0.53	0.59	0.66	0.72	0.0163	0.4600
				tpHL	0.36	0.38	0.43	0.47	0.52		

Name: ibufn **Description:** Inverted CMOS Input Buffer
Coding Syntax: `u(z,po)=&ibufn*(a,pi)`
Logic Symbol: **Schematics:**



Truth Table:

<i>a</i>	<i>pi</i>	<i>z</i>	<i>po</i>
0	1	1	0
1	x	0	1
0	0	1	1

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>pi</i>
ibufn	0.5

Pin A Input Capacitance: Device(3.3 pF) + pad(0.8 pF) = 4.1 pF

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load,
 Process=Nominal. Values stated in nanoseconds.

<i>Version</i>	<i>I/O Slots</i>	<i>Pads</i>	<i>Delay Path</i>	<i>Output</i>	<i>Standard Loads</i>					<i>Slope</i>	<i>Incpt</i>
					2	4	8	12	16		
ibufn	1	1	a_to_z	tpLH	0.26	0.30	0.37	0.45	0.53	0.0191	0.2200
				tpHL	0.34	0.38	0.44	0.51	0.57		

■ 5304804 0017235 209 ■

schmitc
Schmitt Trigger Input Buffer

Name: schmitc


Description: Schmitt Trigger Input Buffer

Coding Syntax:

$u(z,po)=\&schmitc*(a,pi)$

Logic Symbol:

Schematics:



Truth Table:

<i>a</i>	<i>pi</i>	<i>z</i>	<i>po</i>
0	x	0	1
1	0	1	1
1	1	1	0

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>pi</i>
schmitc	0.5

Pin A Input Capacitance: Device(3.3 pF) + pad(0.8 pF) = 4.1 pF

AC Characteristics:


VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load,

Process=Nominal. Values stated in nanoseconds.

<i>Version</i>	<i>I/O Slots</i>	<i>Pads</i>	<i>Delay Path</i>	<i>Output</i>	<i>Standard Loads</i>					<i>Slope</i>	<i>Incpt</i>
					2	4	8	12	16		
schmitc	1	1	a_to_z	tpLH	1.07	1.17	1.37	1.57	1.77	0.0497	0.9700
				tpHL	1.36	1.41	1.50	1.60	1.70		

5304804 0017236 145

Name: schmitcn Description: Inverted Schmitt Trigger Input Buffer
 Coding Syntax: u(z,po)=&schmitcn*(a,pi)
 Logic Symbol: Schematics:



Truth Table:

a	pi	z	po
0	0	1	1
0	1	1	0
1	x	0	1

Loading Characteristics:

Values stated in standard loads.

Version	pi
schmitcn	0.5

Pin A Input Capacitance: Device(3.3 pF) + pad(0.8 pF) = 4.1 pF

AC Characteristics:


VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal. Values stated in nanoseconds.

Version	I/O Slots	Pads	Delay Path	Output	Standard Loads					Slope	Incpt
					2	4	8	12	16		
schmitcn	1	1	a_to_z	tpLH	1.34	1.38	1.48	1.57	1.67	0.0236	1.2900
				tpHL	1.26	1.30	1.38	1.46	1.53		

schmitt

Input Pad with TTL-Level Schmitt Trigger

Name: schmitt Description: Input Pad with TTL-Level Schmitt Trigger
 Coding Syntax: $u(z,po)=\&schmitt*(a,pi)$
 Logic Symbol: Schematics:



Truth Table:

<i>a</i>	<i>pi</i>	<i>z</i>	<i>po</i>
0	x	0	1
1	0	1	1
1	1	1	0

Loading Characteristics:

Values stated in standard loads.

Version	<i>pi</i>
schmitt	0.5


Pin A Input Capacitance: Device(3.3 pF) + pad(0.8 pF) = 4.1 pF

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal. Values stated in nanoseconds.

Version	I/O Slots	Pads	Delay Path	Output	Standard Loads					Slope	Incpt
					2	4	8	12	16		
schmitt	1	1	a_to_z	tpLH	1.11	1.20	1.40	1.59	1.79	0.0486	1.0100
				tpHL	1.18	1.23	1.34	1.44	1.55		

Name: schmittn Description: Input Pad with Inverting TTL-Level Schmitt Trigger
 Coding Syntax: u(z,po)=&schmittn*(a,pi)
 Logic Symbol: Schematics:



Truth Table:

a	pi	z	po
0	0	1	1
0	1	1	0
1	x	0	1

Loading Characteristics:

Values stated in standard loads.

Version	pi
schmittn	0.5

Pin A Input Capacitance: Device(3.3 pF) + pad(0.8 pF) = 4.1 pF



AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal. Values stated in nanoseconds.

Version	I/O Slots	Pads	Delay Path	Output	Standard Loads					Slope	Incpt
					2	4	8	12	16		
schmittn	1	1	a_to_z	tpLH	1.13	1.17	1.24	1.31	1.37	0.0172	1.1000
				tpHL	1.46	1.51	1.61	1.70	1.80		

tlcht
TTL Input Buffer

Name: tlcht **Description:** TTL Input Buffer
Coding Syntax: u(z,po)=&tlcht*(a,pi)
Logic Symbol: **Schematics:**



Truth Table:

<i>a</i>	<i>pi</i>	<i>z</i>	<i>po</i>
0	x	0	1
1	0	1	1
1	1	1	0

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>pi</i>
tlcht	0.5


Pin A Input Capacitance: Device(3.3 pF) + pad(0.8 pF) = 4.1 pF

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load,
 Process=Nominal. Values stated in nanoseconds.

<i>Version</i>	<i>I/O Slots</i>	<i>Pads</i>	<i>Delay Path</i>	<i>Output</i>	<i>Standard Loads</i>					<i>Slope</i>	<i>Incpt</i>
					2	4	8	12	16		
tlcht	1	1	a_to_z	tpLH	0.51	0.54	0.60	0.66	0.72	0.0152	0.4800
				tpHL	0.37	0.39	0.42	0.46	0.50		

Name: tlchn **Description:** Inverted TTL Input Buffer
Coding Syntax: $u(z,po)=\&tlchn*(a,pi)$
Logic Symbol: **Schematics:**



Truth Table:

<i>a</i>	<i>pi</i>	<i>z</i>	<i>po</i>
0	0	1	1
1	x	0	1
0	1	1	0

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>pi</i>
tlchn	0.5

Pin A Input Capacitance: Device(3.3 pF) + pad(0.8 pF) = 4.1 pF



AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load, Process=Nominal. Values stated in nanoseconds.

<i>Version</i>	<i>I/O Slots</i>	<i>Pads</i>	<i>Delay Path</i>	<i>Output</i>	<i>Standard Loads</i>					<i>Slope</i>	<i>Incpt</i>
					2	4	8	12	16		
tlchn	1	1	a_to_z	tpLH	0.29	0.39	0.59	0.79	1.00	0.0504	0.1900
				tpHL	0.36	0.40	0.49	0.58	0.67		

icptnu Input Pad with Buffer for TN Input

Name: icptnu Description: Input Pad with Buffer for TN Input
 Coding Syntax: $u(z,po)=icptnu(a,pi)$
 Logic Symbol: Schematics:



Loading Characteristics:

Values stated in standard loads.

Version	pi
icptnu	0.3

Pin A Input Capacitance: Device(3.3 pF) + pad(0.8 pF) = 4.1 pF

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load,
 Process=Nominal. Values stated in nanoseconds.

Version	I/O Slots	Pads	Delay Path	Output	Standard Loads					Slope	Incpt
					2	4	8	12	16		
icptnu	1	1	a_to_z	tpLH	0.54	0.61	0.76	0.91	1.06	0.0376	0.4600
				tpHL	0.37	0.40	0.46	0.51	0.57	0.0146	0.3400
			a_to_po	tpLH	0.72	1.18	2.12	3.05	3.98	0.2332	0.2500
				tpHL	0.44	0.59	0.89	1.18	1.48	0.0745	0.2900

■ 5304804 0017242 449 ■

3.7 Unidirect Output Buffers

This section contains data pages for LEA300K unidirect output buffers.

Naming Conventions

Unidirect output buffer names have the following format:

root_name | *drive_strength* | *slew_rate_control* (optional)

Table 3.3 shows the naming conventions used for unidirect output buffers.

Table 3.3
Unidirect Output
Buffer Naming
Conventions

Root Name	Drive Strength in mA	Slew Rate Control Options ¹
b	1	none = minimum
	2	rp = moderate
	4	r = maximum
	6	
	8	
	12	

1. Slew rate control is not available for b1 and b2 buffers.

For example, b4rp is a 4 mA unidirect output buffer with moderate slew rate control.

- **Note:** For the coding syntax, an asterisk following the cell name (for example, b4*) is a wildcard symbol that replaces options' abbreviations.

Converting Delays from CMOS to TTL

Buffer delays are given for CMOS levels. To convert the delay from a CMOS level (switching threshold = 2.5 V) to a TTL level (switching threshold = 1.4 V), use the following equations:

$$t_{pHL} = \text{SLOPE} \times \text{Cload} \times 1.5 + \text{INCPT}$$



$$t_{pLH} = \text{SLOPE} \times \text{Cload} \times .55 + \text{INCPT}$$

b1/b2
1 mA/2 mA Unidirect Output Buffer

Name: b1/b2 Description: 1 mA/2 mA Unidirect Output Buffer

Coding Syntax: z=&b1/b2(a)

Logic Symbol: Schematics:



Loading Characteristics:

Values stated in standard loads.

Version	a
b1	0.5
b2	0.5

Pin Z Output Capacitance: Device(3.1 pF) + pad(0.8 pF) = 3.9 pF



AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Capacitive Load includes package.

Process=Nominal. Values stated in nanoseconds.

Version	I/O Slots	Pads	Delay Path	Outputs	Capacitance Loads (pF)				Slope	Incpt
					15	50	85	100		
b1	1	1	a_to_z	tpLH	2.67	6.74	10.82	12.56	0.1164	0.9209
				tpHL	1.86	4.19	6.52	7.52	0.0665	0.8662
b2	1	1	a_to_z	tpLH	1.99	4.53	7.08	8.17	0.0728	0.8956
				tpHL	1.70	3.56	5.43	6.23	0.0534	0.8954

Name: b4 **Description:** 4 mA Unidirect Output Buffer
Coding Syntax: z=&b4*(a)
Logic Symbol: **Schematics:**



Loading Characteristics:
 Values stated in standard loads.

<i>Version</i>	<i>a</i>
b4	0.5
b4r	0.5
b4rp	0.5

Pin Z Output Capacitance: Device(3.1 pF) + pad(0.8 pF) = 3.9 pF

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Capacitive Load includes package.
 Process=Nominal. Values stated in nanoseconds.

<i>Version</i>	<i>I/O Slots</i>	<i>Pads</i>	<i>Delay Path</i>	<i>Outputs</i>	<i>Capacitance Loads (pF)</i>				<i>Slope</i>	<i>Incpt</i>
					<i>15</i>	<i>50</i>	<i>85</i>	<i>100</i>		
b4	1	1	a_to_z	tpLH	1.46	2.75	4.04	4.59	0.0367	0.9139
				tpHL	1.46	2.50	3.55	3.99	0.0298	1.0124
b4r	1	1	a_to_z	tpLH	1.84	3.47	5.09	5.79	0.0464	1.1439
				tpHL	1.85	3.14	4.43	4.98	0.0367	1.3039
b4rp	1	1	a_to_z	tpLH	1.83	3.23	4.64	5.24	0.0402	1.2246
				tpHL	1.96	3.15	4.34	4.85	0.0340	1.4553

■ 5304804 0017245 158 ■



b6

6 mA Unidirect Output Buffer

Name: b6 Description: 6 mA Unidirect Output Buffer

Coding Syntax: z=&b6*(a)

Logic Symbol: Schematics:



Loading Characteristics:

Values stated in standard loads.

Version	a
b6	0.5
b6r	0.5
b6rp	0.5

Pin Z Output Capacitance: Device(3.1 pF) + pad(0.8 pF) = 3.9 pF

AC Characteristics:



VDD=5 V, Junction Temperature=25 degrees C, Capacitive Load includes package.

Process=Nominal. Values stated in nanoseconds.

Version	I/O Slots	Pads	Delay Path	Outputs	Capacitance Loads (pF)				Slope	Incpt
					15	50	85	100		
b6	1	1	a_to_z	tpLH	1.38	2.30	3.22	3.62	0.0263	0.9816
				tpHL	1.43	2.23	3.03	3.38	0.0229	1.0909
b6r	1	1	a_to_z	tpLH	1.74	2.98	4.21	4.74	0.0353	1.2096
				tpHL	1.86	2.93	4.00	4.45	0.0305	1.4045
b6rp	1	1	a_to_z	tpLH	1.80	2.87	3.94	4.39	0.0305	1.3445
				tpHL	2.06	3.01	3.95	4.36	0.0270	1.6538

5304804 0017246 094

Name: b8 Description: 8 mA Unidirect Output Buffer
Coding Syntax: $z = \&b8*(a)$
Logic Symbol: Schematics:



Loading Characteristics:

Values stated in standard loads.

Version	a
b8	0.5
b8r	0.5
b8rp	0.5

Pin Z Output Capacitance: Device(3.1 pF) + pad(0.8 pF) = 3.9 pF

AC Characteristics:



VDD=5 V, Junction Temperature=25 degrees C, Capacitive Load includes package.

Process=Nominal. Values stated in nanoseconds.

Version	I/O Slots	Pads	Delay Path	Outputs	Capacitance Loads (pF)				Slope	Incpt
					15	50	85	100		
b8	1	1	a_to_z	tpLH	1.33	2.13	2.93	3.28	0.0229	0.9909
				tpHL	1.42	2.07	2.73	3.01	0.0187	1.1380
b8r	1	1	a_to_z	tpLH	1.70	2.72	3.73	4.17	0.0291	1.2602
				tpHL	1.81	2.68	3.56	3.93	0.0249	1.4373
b8rp	1	1	a_to_z	tpLH	1.74	2.64	3.54	3.92	0.0256	1.3595
				tpHL	1.98	2.83	3.68	4.04	0.0243	1.6152

b12
12 mA Unidirect Output Buffer

Name: b12 Description: 12 mA Unidirect Output Buffer
Coding Syntax: z=&b12*(a)
Logic Symbol: Schematics:



Loading Characteristics:
Values stated in standard loads.

Version	a
b12	0.5
b12r	0.5
b12rp	0.5

Pin Z Output Capacitance: Device(3.1 pF) + pad(0.8 pF) = 3.9 pF

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Capacitive Load includes package.
Process=Nominal. Values stated in nanoseconds.

Version	I/O Slots	Pads	Delay Path	Outputs	Capacitance Loads (pF)				Slope	Incpt
					15	50	85	100		
b12	1	1	a_to_z	tpLH	1.34	2.02	2.70	2.99	0.0194	1.0502
				tpHL	1.45	2.01	2.56	2.80	0.0159	1.2094
b12r	1	1	a_to_z	tpLH	1.71	2.61	3.51	3.89	0.0256	1.3295
				tpHL	1.87	2.67	3.47	3.82	0.0229	1.5309
b12rp	1	1	a_to_z	tpLH	1.82	2.62	3.42	3.77	0.0229	1.4809
				tpHL	2.02	2.82	3.62	3.97	0.0229	1.6809

3.8 Bidirect Output Buffers

This section contains data pages for LEA300K bidirect output buffers.

Naming Conventions

Bidirect output buffer names have the following format:

root_name | *drive_strength* | *input_voltage_level (optional)* | *slew_rate_control (optional)* | *resistors (optional)* | *other options*

Table 3.4 shows the naming conventions used for bidirect output buffers.

*Table 3.4
Bidirect Output
Buffer Naming
Conventions*

<i>Root Name</i>	<i>Drive Strength in mA</i>	<i>Input Voltage Level Options</i>	<i>Slew Rate Control Options¹</i>	<i>Optional Resistors²</i>	<i>Other Options³</i>
bd	1	t = TTL	none = minimum	u = pull-up	od = Open drain
	2	tn = inverted TTL	rp = moderate	d = pull-down	
	4	c = CMOS	r = maximum		
	6	cn = inverted CMOS			
	8	sc = Schmitt trigger for CMOS			
	12	scn = Inverting CMOS Schmitt trigger			
		st = Schmitt trigger for TTL			
		stn = inverting TTL Schmitt trigger			

1. Not available for 1 mA and 2 mA drive strengths.

2. Open drain option is not available for cells using these options.

3. Slew rate control and pull-up or pull-down resistors are not available for cells using this option.

For example, bd4tru is a 4 mA bidirect output buffer with TTL input, maximum slew rate control, and a pull-up resistor.

- **Note:** In the coding syntax, an asterisk following the cell name (for example, bd1*) is a wildcard symbol that replaces options' abbreviations.

5304804 0017249 8T3

**Converting
Delays from
CMOS to TTL**

Buffer delays are given for CMOS levels. To convert the delay from a CMOS level (switching threshold = 2.5 V) to a TTL level (switching threshold = 1.4 V), use the following equations:

$$t_{pHL} = \text{SLOPE} \times \text{Cload} \times 1.5 + \text{INCPT}$$


$$t_{pLH} = \text{SLOPE} \times \text{Cload} \times .55 + \text{INCPT}$$

**Calculating
Input Delays**


Bidirect output buffers have the features of both input and output buffers. The numbers listed in the tables show output delay times (a-io or en-io). To calculate input delays (a-z), refer to the Input Buffer section. For example, to calculate input delays for bd4tru, use the numbers listed for the input buffer tlchtu (a TTL input buffer with a pull-up resistor).

**Bidirect Output
Buffer Logic
Symbols**

Bidirect Buffer with Slew Rate Control and Optional Pull-up/Pull-down




Bidirect Buffer with Open Drain



Bidirect Output Buffer Schematics

Bidirect Buffer with Optional Pull-up/Pull-down



5304804 0017251 451


5 V and 3.3 V I/O Macrocells

10/94


Copyright © 1992, 1993, 1994 by LSI Logic Corp. All rights reserved.

Bidirect Output Buffers 3-31

Bidirect Buffer with Slew Rate Control and Optional Pull-up/Pull-down



Bidirect Buffer with Open Drain



5304804 0017252 398

Name: bd1 Description: 1 mA Bidirect Output Buffer

Coding Syntax: $u(io,zi,po) = \&bd1*(io,a,en,tn,pi)$
 $u(io,zi,po) = \&bd1*od(io,en,tn,pi)$

Loading Characteristics:

Values stated in standard loads.

Version	a	en	tn	pi
bd1*	0.5	1.0	0.5	0.5
bd1*od	-	1.0	0.5	0.5

Pin IO Output Capacitance: Device(3.1 pF) + pad(0.8 pF) = 3.9 pF

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Capacitive Load includes package.

Process=Nominal. Values stated in nanoseconds.

Version	I/O Slots	Pads	Delay Path	Output	Capacitance Loads (pF)				Slope	Incpt
					15	50	85	100		
bd1*	1	1	a_to_io	tpLH	3.20	8.30	13.39	15.57	0.1455	1.0211
				tpHL	2.98	7.64	12.29	14.29	0.1331	0.9825
			en_to_io	tpZH	3.24	8.34	13.43	15.61	0.1455	1.0611
				tpZL	3.02	7.68	12.33	14.33	0.1331	1.0225
				tpLZ	2.59	7.25	11.90	13.90	0.1331	0.5925
				tpHZ	2.81	7.91	13.00	15.18	0.1455	0.6311
			tn_to_io	tpLZ	2.88	7.54	12.19	14.19	0.1331	0.8825
				tpHZ	3.10	8.20	13.29	15.47	0.1455	0.9211
tpZH	3.42	8.52		13.61	15.79	0.1455	1.2411			
bd1*od	1	1	en_to_io	tpLZ	0.19	0.19	0.19	0.19	0.0000	0.1900
				tpZL	1.36	3.69	6.02	7.02	0.0665	0.3662
			tn_to_io	tpLZ	0.47	0.47	0.47	0.47	0.0000	0.4700
				tpZL	1.64	3.97	6.30	7.30	0.0665	0.6462

5304804 0017253 224

bd2
2 mA Bidirect Output Buffer

Name: bd2 Description: 2 mA Bidirect Output Buffer

Coding Syntax: $u(io,zi,po) = \&bd2*(io,a,en,tn,pi)$
 $u(io,zi,po) = \&bd2*od(io,en,tn,pi)$

Loading Characteristics:

Values stated in standard loads.

Version	a	en	tn	pi
bd2*	0.5	1.0	0.5	0.5
bd2*od	-	1.0	0.5	0.5

Pin IO Output Capacitance: Device(3.1 pF) + pad(0.8 pF) = 3.9 pF

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Capacitive Load includes package.

Process=Nominal. Values stated in nanoseconds.

Version	I/O Slots	Pads	Delay Path	Output	Capacitance Loads (pF)				Slope	Incpt
					15	50	85	100		
bd2*	1	1	a_to_io	tpLH	2.03	4.57	7.12	8.21	0.0728	0.9356
				tpHL	1.93	4.26	6.59	7.59	0.0665	0.9362
			en_to_io	tpZH	2.10	4.64	7.19	8.28	0.0728	1.0056
				tpZL	2.00	4.33	6.66	7.66	0.0665	1.0062
				tpLZ	1.64	3.97	6.30	7.30	0.0665	0.6462
				tpHZ	1.78	4.32	6.87	7.96	0.0728	0.6856
			tn_to_io	tpZH	2.28	4.82	7.37	8.46	0.0728	1.1856
				tpZL	2.18	4.51	6.84	7.84	0.0665	1.1862
				tpLZ	1.93	4.26	6.59	7.59	0.0665	0.9362
				tpHZ	2.07	4.61	7.16	8.25	0.0728	0.9756
bd2*od	1	1	en_to_io	tpLZ	0.22	0.22	0.22	0.22	0.0000	0.2200
				tpZL	1.17	3.03	4.90	5.70	0.0534	0.3654
			tn_to_io	tpLZ	0.50	0.50	0.50	0.50	0.0000	0.5000
				tpZL	1.45	3.31	5.18	5.98	0.0534	0.6454

5304804 0017254 160

Name: bd4

Description: 4 mA Bidirect Output Buffer

Coding Syntax:

$u(io,zi,po) = \&bd4*(io,a,en,tn,pi)$

$u(io,zi,po) = \&bd4*od(io,en,tn,pi)$

Loading Characteristics:

Values stated in standard loads.

Version	a	en	tn	pi
bd4*	0.5	1.0	0.5	0.5
bd4*od	-	1.0	0.5	0.5
bd4*r	0.5	1.0	0.5	0.5
bd4*rp	0.5	1.0	0.5	0.5

Pin IO Output Capacitance: Device(3.1 pF) + pad(0.8 pF) = 3.9 pF

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Capacitive Load includes package.

Process=Nominal. Values stated in nanoseconds.

Version	I/O Slots	Pads	Delay Path	Output	Capacitance Loads (pF)				Slope	Incpt
					15	50	85	100		
bd4*	1	1	a_to_io	tpLH	1.49	2.78	4.07	4.62	0.0367	0.9439
				tpHL	1.42	2.46	3.51	3.95	0.0298	0.9724
			en_to_io	tpZH	1.76	3.05	4.34	4.89	0.0367	1.2139
				tpZL	1.69	2.73	3.78	4.22	0.0298	1.2424
				tpLZ	1.24	2.28	3.33	3.77	0.0298	0.7924
				tpHZ	1.41	2.70	3.99	4.54	0.0367	0.8639
			tn_to_io	tpZH	1.94	3.23	4.52	5.07	0.0367	1.3939
				tpZL	1.87	2.91	3.96	4.40	0.0298	1.4224
tpLZ	1.53	2.57		3.62	4.06	0.0298	1.0824			
tpHZ	1.70	2.99		4.28	4.83	0.0367	1.1539			
bd4*od	1	1	en_to_io	tpLZ	0.30	0.30	0.30	0.30	0.0000	0.3000
				tpZL	0.88	1.95	3.02	3.47	0.0305	0.4245
			tn_to_io	tpLZ	0.58	0.58	0.58	0.58	0.0000	0.5800
				tpZL	1.16	2.23	3.30	3.75	0.0305	0.7045

5304804 0017255 0T7

5 V and 3.3 V I/O Macrocells

Bidirect Output Buffers 3-35

bd4**4 mA Bidirect Output Buffer****AC Characteristics: (Cont.)**

VDD=5 V, Junction Temperature=25 degrees C, Capacitive Load includes package.
 Process=Nominal. Values stated in nanoseconds.

Version	I/O Slots	Pads	Delay Path	Output	Capacitance Loads (pF)				Slope	Incpt			
					15	50	85	100					
bd4*r	1	1	a_to_io	tpLH	1.70	3.35	5.00	5.71	0.0471	0.9961			
				tpHL	1.53	2.77	4.00	4.53	0.0353	0.9996			
			en_to_io	tpZH	1.76	3.41	5.06	5.77	0.0471	1.0561			
				tpZL	1.81	3.05	4.28	4.81	0.0353	1.2796			
				tpLZ	1.25	2.49	3.72	4.25	0.0353	0.7196			
				tpHZ	1.72	3.37	5.02	5.73	0.0471	1.0161			
			tn_to_io	tpZH	1.90	3.55	5.20	5.91	0.0471	1.1961			
				tpZL	1.95	3.19	4.42	4.95	0.0353	1.4196			
				tpLZ	1.33	2.57	3.80	4.33	0.0353	0.7996			
				tpHZ	1.80	3.45	5.10	5.81	0.0471	1.0961			
			bd4*rp	1	1	a_to_io	tpLH	1.61	3.04	4.47	5.09	0.0409	0.9967
							tpHL	1.48	2.59	3.71	4.19	0.0319	0.9988
en_to_io	tpZH	1.57				3.00	4.43	5.05	0.0409	0.9567			
	tpZL	1.58				2.69	3.81	4.29	0.0319	1.0988			
	tpLZ	1.35				2.46	3.58	4.06	0.0319	0.8688			
	tpHZ	1.68				3.11	4.54	5.16	0.0409	1.0667			
tn_to_io	tpZH	1.79				3.22	4.65	5.27	0.0409	1.1767			
	tpZL	1.80				2.91	4.03	4.51	0.0319	1.3188			
	tpLZ	1.42				2.53	3.65	4.13	0.0319	0.9388			
	tpHZ	1.75				3.18	4.61	5.23	0.0409	1.1367			

5304804 0017256 T33

Name: bd6 Description: 6 mA Bidirect Output Buffer
 Coding Syntax: $u(io,zi,po) = \&bd6*(io,a,en,tn,pi)$
 $u(io,zi,po) = \&bd6*od(io,en,tn,pi)$

Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>a</i>	<i>en</i>	<i>tn</i>	<i>pi</i>
bd6*	0.5	1.0	0.5	0.5
bd6*od	-	1.0	0.5	0.5
bd6*r	0.5	1.0	0.5	0.5
bd6*rp	0.5	1.0	0.5	0.5

Pin IO Output Capacitance: Device(3.1 pF) + pad(0.8 pF) = 3.9 pF

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Capacitive Load includes package.
 Process=Nominal. Values stated in nanoseconds.

<i>Version</i>	<i>I/O Slots</i>	<i>Pads</i>	<i>Delay Path</i>	<i>Output</i>	<i>Capacitance Loads (pF)</i>				<i>Slope</i>	<i>Incpt</i>
					<i>15</i>	<i>50</i>	<i>85</i>	<i>100</i>		
bd6*	1	1	a_to_io	tpLH	1.41	2.36	3.30	3.71	0.0270	1.0038
				tpHL	1.35	2.15	2.95	3.30	0.0229	1.0109
			en_to_io	tpZH	1.48	2.43	3.37	3.78	0.0270	1.0738
				tpZL	1.42	2.22	3.02	3.37	0.0229	1.0809
				tpLZ	1.32	2.12	2.92	3.27	0.0229	0.9809
				tpHZ	1.42	2.37	3.31	3.72	0.0270	1.0138
			tn_to_io	tpZH	1.66	2.61	3.55	3.96	0.0270	1.2538
				tpZL	1.60	2.40	3.20	3.55	0.0229	1.2609
				tpLZ	1.61	2.41	3.21	3.56	0.0229	1.2709
				tpHZ	1.71	2.66	3.60	4.01	0.0270	1.3038
bd6*od	1	1	en_to_io	tpLZ	0.35	0.35	0.35	0.35	0.0000	0.3500
				tpZL	0.79	1.59	2.39	2.74	0.0229	0.4509
			tn_to_io	tpLZ	0.63	0.63	0.63	0.63	0.0000	0.6300
				tpZL	1.07	1.87	2.67	3.02	0.0229	0.7309

bd6**6 mA Bidirect Output Buffer****AC Characteristics: (Cont.)**

VDD=5 V, Junction Temperature=25 degrees C, Capacitive Load includes package.

Process=Nominal. Values stated in nanoseconds.

Version	I/O Slots	Pads	Delay Path	Output	Capacitance Loads (pF)				Slope	Incpt
					15	50	85	100		
bd6*r	1	1	a_to_io	tpLH	1.56	2.82	4.08	4.63	0.0360	1.0217
				tpHL	1.44	2.41	3.38	3.80	0.0277	1.0259
			en_to_io	tpZH	1.67	2.93	4.19	4.74	0.0360	1.1317
				tpZL	1.77	2.74	3.71	4.13	0.0277	1.3559
				tpLZ	1.25	2.22	3.19	3.61	0.0277	0.8359
				tpHZ	1.65	2.91	4.17	4.72	0.0360	1.1117
			tn_to_io	tpZH	1.81	3.07	4.33	4.88	0.0360	1.2717
				tpZL	1.91	2.88	3.85	4.27	0.0277	1.4959
				tpLZ	1.33	2.30	3.27	3.69	0.0277	0.9159
				tpHZ	1.73	2.99	4.25	4.80	0.0360	1.1917
bd6*rp	1	1	a_to_io	tpLH	1.48	2.55	3.62	4.07	0.0305	1.0245
				tpHL	1.38	2.20	3.03	3.38	0.0236	1.0230
			en_to_io	tpZH	1.53	2.60	3.67	4.12	0.0305	1.0745
				tpZL	1.57	2.39	3.22	3.57	0.0236	1.2130
				tpLZ	1.31	2.13	2.96	3.31	0.0236	0.9530
				tpHZ	1.59	2.66	3.73	4.18	0.0305	1.1345
			tn_to_io	tpZH	1.75	2.82	3.89	4.34	0.0305	1.2945
				tpZL	1.79	2.61	3.44	3.79	0.0236	1.4330
				tpLZ	1.38	2.20	3.03	3.38	0.0236	1.0230
				tpHZ	1.66	2.73	3.80	4.25	0.0305	1.2045

Name: bd8 Description: 8 mA Bidirect Output Buffer
 Coding Syntax: $u(io,zi,po) = \&bd8*(io,a,en,tn,pi)$
 $u(io,zi,po) = \&bd8*od(io,en,tn,pi)$

Loading Characteristics:

Values stated in standard loads.

Version	a	en	tn	pi
bd8*	0.5	1.0	0.5	0.5
bd8*od	-	1.0	0.5	0.5
bd8*r	0.5	1.0	0.5	0.5
bd8*rp	0.5	1.0	0.5	0.5

Pin IO Output Capacitance: Device(3.1 pF) + pad(0.8 pF) = 3.9 pF

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Capacitive Load includes package.
 Process=Nominal. Values stated in nanoseconds.

Version	I/O Slots	Pads	Delay Path	Output	Capacitance Loads (pF)				Slope	Incpt
					15	50	85	100		
bd8*	1	1	a_to_io	tpLH	1.36	2.16	2.96	3.31	0.0229	1.0209
				tpHL	1.33	1.96	2.59	2.86	0.0180	1.0559
			en_to_io	tpZH	1.45	2.25	3.05	3.40	0.0229	1.1109
				tpZL	1.42	2.05	2.68	2.95	0.0180	1.1459
				tpLZ	1.33	1.96	2.59	2.86	0.0180	1.0559
				tpHZ	1.46	2.26	3.06	3.41	0.0229	1.1209
			tn_to_io	tpZH	1.63	2.43	3.23	3.58	0.0229	1.2909
				tpZL	1.60	2.23	2.86	3.13	0.0180	1.3259
				tpLZ	1.62	2.25	2.88	3.15	0.0180	1.3459
				tpHZ	1.75	2.55	3.35	3.70	0.0229	1.4109
bd8*od	1	1	en_to_io	tpLZ	0.37	0.37	0.37	0.37	0.0000	0.3700
				tpZL	0.77	1.42	2.08	2.36	0.0187	0.4880
			tn_to_io	tpLZ	0.65	0.65	0.65	0.65	0.0000	0.6500
				tpZL	1.05	1.70	2.36	2.64	0.0187	0.7680

bd8**8 mA Bidirect Output Buffer****AC Characteristics: (Cont.)**

VDD=5 V, Junction Temperature=25 degrees C, Capacitive Load includes package.

Process=Nominal. Values stated in nanoseconds.

Version	I/O Slots	Pads	Delay Path	Output	Capacitance Loads (pF)				Slope	Incpt			
					15	50	85	100					
bd8*r	1	1	a_to_io	tpLH	1.49	2.51	3.52	3.96	0.0291	1.0502			
				tpHL	1.38	2.13	2.88	3.20	0.0215	1.0566			
			en_to_io	tpZH	1.59	2.61	3.62	4.06	0.0291	1.1502			
				tpZL	1.70	2.45	3.20	3.52	0.0215	1.3766			
				tpLZ	1.22	1.97	2.72	3.04	0.0215	0.8966			
				tpHZ	1.61	2.63	3.64	4.08	0.0291	1.1702			
			tn_to_io	tpZH	1.73	2.75	3.76	4.20	0.0291	1.2902			
				tpZL	1.84	2.59	3.34	3.66	0.0215	1.5166			
				tpLZ	1.30	2.05	2.80	3.12	0.0215	0.9766			
				tpHZ	1.69	2.71	3.72	4.16	0.0291	1.2502			
			bd8*rp	1	1	a_to_io	tpLH	1.42	2.32	3.22	3.60	0.0256	1.0395
							tpHL	1.35	2.06	2.76	3.06	0.0201	1.0523
en_to_io	tpZH	1.48				2.38	3.28	3.66	0.0256	1.0995			
	tpZL	1.55				2.26	2.96	3.26	0.0201	1.2523			
	tpLZ	1.25				1.96	2.66	2.96	0.0201	0.9523			
	tpHZ	1.52				2.42	3.32	3.70	0.0256	1.1395			
tn_to_io	tpZH	1.70				2.60	3.50	3.88	0.0256	1.3195			
	tpZL	1.77				2.48	3.18	3.48	0.0201	1.4723			
	tpLZ	1.32				2.03	2.73	3.03	0.0201	1.0223			
	tpHZ	1.59				2.49	3.39	3.77	0.0256	1.2095			



5 V and 3.3 V I/O Macrocells

Name: bd12 Description: 12 mA Bidirect Output Buffer

Coding Syntax: $u(io,zi,po) = \&bd12*(io,a,en,tn,pi)$
 $u(io,zi,po) = \&bd12*od(io,en,tn,pi)$

Loading Characteristics:

Values stated in standard loads.

Version	a	en	tn	pi
bd12*	0.5	1.0	0.5	0.5
bd12*od	-	1.0	0.5	0.5
bd12*r	0.5	1.0	0.5	0.5
bd12*rp	0.5	1.0	0.5	0.5

Pin IO Output Capacitance: Device(3.1 pF) + pad(0.8 pF) = 3.9 pF

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Capacitive Load includes package.

Process=Nominal. Values stated in nanoseconds.

Version	I/O Slots	Pads	Delay Path	Output	Capacitance Loads (pF)				Slope	Incpt
					15	50	85	100		
bd12*	1	1	a_to_io	tpLH	1.36	2.07	2.77	3.07	0.0201	1.0623
				tpHL	1.33	1.89	2.44	2.68	0.0159	1.0894
			en_to_io	tpZH	1.43	2.14	2.84	3.14	0.0201	1.1323
				tpZL	1.40	1.96	2.51	2.75	0.0159	1.1594
				tpLZ	1.39	1.95	2.50	2.74	0.0159	1.1494
				tpHZ	1.50	2.21	2.91	3.21	0.0201	1.2023
			tn_to_io	tpZH	1.61	2.32	3.02	3.32	0.0201	1.3123
				tpZL	1.58	2.14	2.69	2.93	0.0159	1.3394
				tpLZ	1.68	2.24	2.79	3.03	0.0159	1.4394
				tpHZ	1.79	2.50	3.20	3.50	0.0201	1.4923
bd12*od	1	1	en_to_io	tpLZ	0.41	0.41	0.41	0.41	0.0000	0.4100
				tpZL	0.77	1.35	1.94	2.18	0.0166	0.5216
			tn_to_io	tpLZ	0.69	0.69	0.69	0.69	0.0000	0.6900
				tpZL	1.05	1.63	2.22	2.46	0.0166	0.8016

bd12**12 mA Bidirect Output Buffer****AC Characteristics: (Cont.)**

VDD=5 V, Junction Temperature=25 degrees C, Capacitive Load includes package.

Process=Nominal. Values stated in nanoseconds.

Version	I/O Slots	Pads	Delay Path	Output	Capacitance Loads (pF)				Slope	Incpt			
					15	50	85	100					
bd12*r	1	1	a_to_io	tpLH	1.42	2.32	3.22	3.60	0.0256	1.0395			
				tpHL	1.37	2.02	2.68	2.96	0.0187	1.0880			
			en_to_io	tpZH	1.55	2.45	3.35	3.73	0.0256	1.1695			
				tpZL	1.72	2.37	3.03	3.31	0.0187	1.4380			
				tpLZ	1.27	1.92	2.58	2.86	0.0187	0.9880			
				tpHZ	1.68	2.58	3.48	3.86	0.0256	1.2995			
			tn_to_io	tpZH	1.69	2.59	3.49	3.87	0.0256	1.3095			
				tpZL	1.86	2.51	3.17	3.45	0.0187	1.5780			
				tpLZ	1.35	2.00	2.66	2.94	0.0187	1.0680			
				tpHZ	1.76	2.66	3.56	3.94	0.0256	1.3795			
			bd12*rp	1	1	a_to_io	tpLH	1.40	2.20	3.00	3.35	0.0229	1.0609
							tpHL	1.35	1.93	2.52	2.76	0.0166	1.1016
en_to_io	tpZH	1.46				2.26	3.06	3.41	0.0229	1.1209			
	tpZL	1.55				2.13	2.72	2.96	0.0166	1.3016			
	tpLZ	1.25				1.83	2.42	2.66	0.0166	1.0016			
	tpHZ	1.56				2.36	3.16	3.51	0.0229	1.2209			
tn_to_io	tpZH	1.68				2.48	3.28	3.63	0.0229	1.3409			
	tpZL	1.77				2.35	2.94	3.18	0.0166	1.5216			
	tpLZ	1.32				1.90	2.49	2.73	0.0166	1.0716			
	tpHZ	1.63				2.43	3.23	3.58	0.0229	1.2909			

3.9 3-State Output Buffers

This section contains data pages for LEA300K 3-state output buffers.

Naming Conventions

3-state output buffer names have the following format:

root_name | *drive_strength* | *slew_rate_control (optional)* | *other option*

Table 3.5 shows the naming conventions used for 3-state output buffers.

Table 3.5
3-State Output
Buffer Naming
Conventions

Root Name	Drive Strengths in mA	Slew Rate Control Options ¹	Other Option ²
bt	1	none = minimum	od = Open Drain
	2	rp = moderate	
	4	r = maximum	
	6		
	8		
	12		

1. Not available for bt1 and bt2.

2. Slew rate control is not available for cells using the open drain option.

For example, bt4rp is a 4 mA 3-state output buffer with moderate slew rate control.

- **Note:** For the coding syntax, an asterisk following the cell name (for example, bt1*) is a wildcard symbol that replaces options' abbreviations.

Converting Delays from CMOS to TTL


Buffer delays are given for CMOS levels. To convert the delay from a CMOS level (switching threshold = 2.5 V) to a TTL level (switching threshold = 1.4 V), use the following equations:

$$t_{pHL} = \text{SLOPE} \times \text{Cload} \times 1.5 + \text{INCPT}$$


$$t_{pLH} = \text{SLOPE} \times \text{Cload} \times .55 + \text{INCPT}$$

**3-State Output
Buffer Logic
Symbols**

3-State Buffer with Slew Rate Control




3-State Buffer with Open Drain




3-State Output Buffer Schematics


3-State Buffer



3-State Buffer with Slew Rate Control



3-State Buffer with Open Drain



bt1**1 mA 3-State Output Buffer**

Name: bt1 Description: 1 mA 3-State Output Buffer

Coding Syntax: z=&bt1(a,en,tn)
z=&bt1od(en,tn)**Loading Characteristics:**

Values stated in standard loads.

Version	a	en	tn
bt1	0.5	1.0	0.5
bt1od	-	1.0	0.5

Pin Z Output Capacitance: Device(3.1 pF) + pad(0.8 pF) = 3.9 pF

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Capacitive Load includes package.

Process=Nominal. Values stated in nanoseconds.

Version	I/O Slots	Pads	Delay Path	Output	Capacitance Loads (pF)				Slope	Incpt
					15	50	85	100		
bt1	1	1	a_to_z	tpLH	3.20	8.30	13.39	15.57	0.1455	1.0211
				tpHL	2.98	7.64	12.29	14.29	0.1331	0.9825
			en_to_z	tpZH	3.24	8.34	13.43	15.61	0.1455	1.0611
				tpZL	3.02	7.68	12.33	14.33	0.1331	1.0225
				tpLZ	2.59	7.25	11.90	13.90	0.1331	0.5925
				tpHZ	2.81	7.91	13.00	15.18	0.1455	0.6311
			tn_to_z	tpLZ	2.88	7.54	12.19	14.19	0.1331	0.8825
				tpHZ	3.10	8.20	13.29	15.47	0.1455	0.9211
				tpZH	3.42	8.52	13.61	15.79	0.1455	1.2411
				tpZL	3.20	7.86	12.51	14.51	0.1331	1.2025
bt1od	1	1	en_to_z	tpLZ	0.19	0.19	0.19	0.19	0.0000	0.1900
				tpZL	1.36	3.69	6.02	7.02	0.0665	0.3662
			tn_to_z	tpLZ	0.59	0.59	0.59	0.59	0.0000	0.5900
				tpZL	1.64	3.97	6.30	7.30	0.0665	0.6462

Name: bt2 Description: 2 mA 3-State Output Buffer

Coding Syntax: z =&bt2(a,en,tn)
z=&bt2od(en,tn)

Loading Characteristics:

Values stated in standard loads.

Version	a	en	tn
bt2	0.5	1.0	0.5
bt2od	—	1.0	0.5

Pin Z Output Capacitance: Device(3.1 pF) + pad(0.8 pF) = 3.9 pF

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Capacitive Load includes package.

Process=Nominal. Values stated in nanoseconds.

Version	I/O Slots	Pads	Delay Path	Output	Capacitance Loads (pF)				Slope	Incpt
					15	50	85	100		
bt2	1	1	a_to_z	tpLH	2.03	4.57	7.12	8.21	0.0728	0.9356
				tpHL	1.93	4.26	6.59	7.59	0.0665	0.9362
			en_to_z	tpZH	2.10	4.64	7.19	8.28	0.0728	1.0056
				tpZL	2.00	4.33	6.66	7.66	0.0665	1.0062
				tpLZ	1.64	3.97	6.30	7.30	0.0665	0.6462
				tpHZ	1.78	4.32	6.87	7.96	0.0728	0.6856
			tn_to_z	tpLZ	1.93	4.26	6.59	7.59	0.0665	0.9362
				tpHZ	2.07	4.61	7.16	8.25	0.0728	0.9756
				tpZH	2.28	4.82	7.37	8.46	0.0728	1.1856
				tpZL	2.18	4.51	6.84	7.84	0.0665	1.1862
bt2od	1	1	en_to_z	tpLZ	0.22	0.22	0.22	0.22	0.0000	0.2200
				tpZL	1.17	3.03	4.90	5.70	0.0534	0.3654
			tn_to_z	tpLZ	0.62	0.62	0.62	0.62	0.0000	0.6200
				tpZL	1.45	3.31	5.18	5.98	0.0534	0.6454

5304804 0017267 819

bt4**4 mA 3-State Output Buffer**

Name: bt4 Description: 4 mA 3-State Output Buffer

Coding Syntax: z=&bt4*(a,en,tn)
z=&bt4od(en,tn)**Loading Characteristics:**

Values stated in standard loads.

Version	a	en	tn
bt4	0.5	1.0	0.5
bt4od	-	1.0	0.5
bt4r	0.5	1.0	0.5
bt4rp	0.5	1.0	0.5

Pin Z Output Capacitance: Device(3.1 pF) + pad(0.8 pF) = 3.9 pF

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Capacitive Load includes package.

Process=Nominal. Values stated in nanoseconds.

Version	I/O Slots	Pads	Delay Path	Output	Capacitance Loads (pF)				Slope	Incpt
					15	50	85	100		
bt4	1	1	a_to_z	tpLH	1.49	2.78	4.07	4.62	0.0367	0.9439
				tpHL	1.42	2.46	3.51	3.95	0.0298	0.9724
			en_to_z	tpZH	1.76	3.05	4.34	4.89	0.0367	1.2139
				tpZL	1.69	2.73	3.78	4.22	0.0298	1.2424
				tpLZ	1.24	2.28	3.33	3.77	0.0298	0.7924
				tpHZ	1.41	2.70	3.99	4.54	0.0367	0.8639
			tn_to_z	tpLZ	1.53	2.57	3.62	4.06	0.0298	1.0824
				tpHZ	1.70	2.99	4.28	4.83	0.0367	1.1539
				tpZH	1.94	3.23	4.52	5.07	0.0367	1.3939
				tpZL	1.87	2.91	3.96	4.40	0.0298	1.4224
bt4od	1	1	en_to_z	tpLZ	0.30	0.30	0.30	0.30	0.0000	0.3000
				tpZL	0.88	1.95	3.02	3.47	0.0305	0.4245
			tn_to_z	tpLZ	0.70	0.70	0.70	0.70	0.0000	0.7000
				tpZL	1.16	2.23	3.30	3.75	0.0305	0.7045

: ■ 5304804 0017268 755 ■

5 V and 3.3 V I/O Macrocells

AC Characteristics: (Cont.)

VDD=5 V, Junction Temperature=25 degrees C, Capacitive Load includes package.
Process=Nominal. Values stated in nanoseconds.

Version	I/O Slots	Pads	Delay Path	Output	Capacitance Loads (pF)				Slope	Incpt
					15	50	85	100		
bt4r	1	1	a_to_z	tpLH	1.70	3.35	5.00	5.71	0.0471	0.9961
				tpHL	1.53	2.77	4.00	4.53	0.0353	0.9996
			en_to_z	tpZH	1.76	3.41	5.06	5.77	0.0471	1.0561
				tpZL	1.81	3.05	4.28	4.81	0.0353	1.2796
				tpLZ	1.25	2.49	3.72	4.25	0.0353	0.7196
				tpHZ	1.72	3.37	5.02	5.73	0.0471	1.0161
			tn_to_z	tpLZ	1.33	2.57	3.80	4.33	0.0353	0.7996
				tpHZ	1.80	3.45	5.10	5.81	0.0471	1.0961
				tpZH	1.90	3.55	5.20	5.91	0.0471	1.1961
				tpZL	1.95	3.19	4.42	4.95	0.0353	1.4196
bt4rp	1	1	a_to_z	tpLH	1.61	3.04	4.47	5.09	0.0409	0.9967
				tpHL	1.48	2.59	3.71	4.19	0.0319	0.9988
			en_to_z	tpZH	1.57	3.00	4.43	5.05	0.0409	0.9567
				tpZL	1.58	2.69	3.81	4.29	0.0319	1.0988
				tpLZ	1.35	2.46	3.58	4.06	0.0319	0.8688
				tpHZ	1.68	3.11	4.54	5.16	0.0409	1.0667
			tn_to_z	tpLZ	1.42	2.53	3.65	4.13	0.0319	0.9388
				tpHZ	1.75	3.18	4.61	5.23	0.0409	1.1367
				tpZH	1.79	3.22	4.65	5.27	0.0409	1.1767
				tpZL	1.80	2.91	4.03	4.51	0.0319	1.3188

5304804 0017269 691

5 V and 3.3 V I/O Macrocells

3-State Output Buffers 3-49

bt6**6 mA 3-State Output Buffer**

Name: bt6 Description: 6 mA 3-State Output Buffer

Coding Syntax: z=&bt6*(a,en,tn)
z=&bt6od(en,tn)**Loading Characteristics:**

Values stated in standard loads.

Version	a	en	tn
bt6	0.5	1.0	0.5
bt6od	-	1.0	0.5
bt6r	0.5	1.0	0.5
bt6rp	0.5	1.0	0.5

Pin Z Output Capacitance: Device(3.1 pF) + pad(0.8 pF) = 3.9 pF

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Capacitive Load includes package.

Process=Nominal. Values stated in nanoseconds.

Version	I/O Slots	Pads	Delay Path	Output	Capacitance Loads (pF)				Slope	Incpt
					15	50	85	100		
bt6	1	1	a_to_z	tpLH	1.41	2.36	3.30	3.71	0.0270	1.0038
				tpHL	1.35	2.15	2.95	3.30	0.0229	1.0109
			en_to_z	tpZH	1.48	2.43	3.37	3.78	0.0270	1.0738
				tpZL	1.42	2.22	3.02	3.37	0.0229	1.0809
				tpLZ	1.32	2.12	2.92	3.27	0.0229	0.9809
				tpHZ	1.42	2.37	3.31	3.72	0.0270	1.0138
			tn_to_z	tpLZ	1.61	2.41	3.21	3.56	0.0229	1.2709
				tpHZ	1.71	2.66	3.60	4.01	0.0270	1.3038
				tpZH	1.66	2.61	3.55	3.96	0.0270	1.2538
				tpZL	1.60	2.40	3.20	3.55	0.0229	1.2609
bt6od	1	1	en_to_z	tpLZ	0.35	0.35	0.35	0.35	0.0000	0.3500
				tpZL	0.79	1.59	2.39	2.74	0.0229	0.4509
			tn_to_z	tpLZ	0.75	0.75	0.75	0.75	0.0000	0.7500
				tpZL	1.07	1.87	2.67	3.02	0.0229	0.7309

5304804 0017270 303

AC Characteristics: (Cont.)

VDD=5 V, Junction Temperature=25 degrees C, Capacitive Load includes package.

Process=Nominal. Values stated in nanoseconds.

Version	I/O Slots	Pads	Delay Path	Output	Capacitance Loads (pF)				Slope	Incpt
					15	50	85	100		
bt6r	1	1	a_to_z	tpLH	1.56	2.82	4.08	4.63	0.0360	1.0217
				tpHL	1.44	2.41	3.38	3.80	0.0277	1.0259
			en_to_z	tpZH	1.67	2.93	4.19	4.74	0.0360	1.1317
				tpZL	1.77	2.74	3.71	4.13	0.0277	1.3559
				tpLZ	1.25	2.22	3.19	3.61	0.0277	0.8359
				tpHZ	1.65	2.91	4.17	4.72	0.0360	1.1117
			tn_to_z	tpLZ	1.33	2.30	3.27	3.69	0.0277	0.9159
				tpHZ	1.73	2.99	4.25	4.80	0.0360	1.1917
				tpZH	1.81	3.07	4.33	4.88	0.0360	1.2717
				tpZL	1.91	2.88	3.85	4.27	0.0277	1.4959
bt6rp	1	1	a_to_z	tpLH	1.48	2.55	3.62	4.07	0.0305	1.0245
				tpHL	1.38	2.20	3.03	3.38	0.0236	1.0230
			en_to_z	tpZH	1.53	2.60	3.67	4.12	0.0305	1.0745
				tpZL	1.57	2.39	3.22	3.57	0.0236	1.2130
				tpLZ	1.31	2.13	2.96	3.31	0.0236	0.9530
				tpHZ	1.59	2.66	3.73	4.18	0.0305	1.1345
			tn_to_z	tpLZ	1.38	2.20	3.03	3.38	0.0236	1.0230
				tpHZ	1.66	2.73	3.80	4.25	0.0305	1.2045
				tpZH	1.75	2.82	3.89	4.34	0.0305	1.2945
				tpZL	1.79	2.61	3.44	3.79	0.0236	1.4330

5304804 0017271 24T

5 V and 3.3 V I/O Macrocells

3-State Output Buffers 3-51

bt8**8 mA 3-State Output Buffer**

Name: bt8 Description: 8 mA 3-State Output Buffer

Coding Syntax: z=&bt8*(a,en,tn)
z=&bt8od(en,tn)**Loading Characteristics:**

Values stated in standard loads.

Version	a	en	tn
bt8	0.5	1.0	0.5
bt8od	—	1.0	0.5
bt8r	0.5	1.0	0.5
bt8rp	0.5	1.0	0.5

Pin Z Output Capacitance: Device(3.1 pF) + pad(0.8 pF) = 3.9 pF

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Capacitive Load includes package.

Process=Nominal. Values stated in nanoseconds.

Version	I/O Slots	Pads	Delay Path	Output	Capacitance Loads (pF)				Slope	Incpt
					15	50	85	100		
bt8	1	1	a_to_z	tpLH	1.36	2.16	2.96	3.31	0.0229	1.0209
				tpHL	1.33	1.96	2.59	2.86	0.0180	1.0559
			en_to_z	tpZH	1.45	2.25	3.05	3.40	0.0229	1.1109
				tpZL	1.42	2.05	2.68	2.95	0.0180	1.1459
				tpLZ	1.33	1.96	2.59	2.86	0.0180	1.0559
			tn_to_z	tpHZ	1.46	2.26	3.06	3.41	0.0229	1.1209
				tpLZ	1.62	2.25	2.88	3.15	0.0180	1.3459
				tpHZ	1.75	2.55	3.35	3.70	0.0229	1.4109
				tpZH	1.63	2.43	3.23	3.58	0.0229	1.2909
bt8od	1	1	en_to_z	tpLZ	0.37	0.37	0.37	0.37	0.0000	0.3700
				tpZL	0.77	1.42	2.08	2.36	0.0187	0.4880
			tn_to_z	tpLZ	0.77	0.77	0.77	0.77	0.0000	0.7700
				tpZL	1.05	1.70	2.36	2.64	0.0187	0.7680

AC Characteristics: (Cont.)

VDD=5 V, Junction Temperature=25 degrees C, Capacitive Load includes package.
Process=Nominal. Values stated in nanoseconds.

Version	I/O Slots	Pads	Delay Path	Output	Capacitance Loads (pF)				Slope	Incpt
					15	50	85	100		
bt8r	1	1	a_to_z	tpLH	1.49	2.51	3.52	3.96	0.0291	1.0502
				tpHL	1.38	2.13	2.88	3.20	0.0215	1.0566
			en_to_z	tpZH	1.59	2.61	3.62	4.06	0.0291	1.1502
				tpZL	1.70	2.45	3.20	3.52	0.0215	1.3766
				tpLZ	1.22	1.97	2.72	3.04	0.0215	0.8966
				tpHZ	1.61	2.63	3.64	4.08	0.0291	1.1702
			tn_to_z	tpLZ	1.30	2.05	2.80	3.12	0.0215	0.9766
				tpHZ	1.69	2.71	3.72	4.16	0.0291	1.2502
				tpZH	1.73	2.75	3.76	4.20	0.0291	1.2902
				tpZL	1.84	2.59	3.34	3.66	0.0215	1.5166
bt8rp	1	1	a_to_z	tpLH	1.42	2.32	3.22	3.60	0.0256	1.0395
				tpHL	1.35	2.06	2.76	3.06	0.0201	1.0523
			en_to_z	tpZH	1.48	2.38	3.28	3.66	0.0256	1.0995
				tpZL	1.55	2.26	2.96	3.26	0.0201	1.2523
				tpLZ	1.25	1.96	2.66	2.96	0.0201	0.9523
				tpHZ	1.52	2.42	3.32	3.70	0.0256	1.1395
			tn_to_z	tpLZ	1.32	2.03	2.73	3.03	0.0201	1.0223
				tpHZ	1.59	2.49	3.39	3.77	0.0256	1.2095
				tpZH	1.70	2.60	3.50	3.88	0.0256	1.3195
tpZL	1.77	2.48		3.18	3.48	0.0201	1.4723			

bt12**12 mA 3-State Output Buffer**

Name: bt12

Description: 12 mA 3-State Output Buffer

Coding Syntax:

z=&bt12*(a,en,tn)

z=&bt12od(en,tn)

Loading Characteristics:

Values stated in standard loads.

Version	a	en	tn
bt12	0.5	1.0	0.5
bt12od	—	1.0	0.5
bt12r	0.5	1.0	0.5
bt12rp	0.5	1.0	0.5

Pin Z Output Capacitance: Device(3.1 pF) + pad(0.8 pF) = 3.9 pF

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Capacitive Load includes package.

Process=Nominal. Values stated in nanoseconds.

Version	I/O Slots	Pads	Delay Path	Output	Capacitance Loads (pF)				Slope	Incpt
					15	50	85	100		
bt12	1	1	a_to_z	tpLH	1.36	2.07	2.77	3.07	0.0201	1.0623
				tpHL	1.33	1.89	2.44	2.68	0.0159	1.0894
			en_to_z	tpZH	1.43	2.14	2.84	3.14	0.0201	1.1323
				tpZL	1.40	1.96	2.51	2.75	0.0159	1.1594
				tpLZ	1.39	1.95	2.50	2.74	0.0159	1.1494
				tpHZ	1.50	2.21	2.91	3.21	0.0201	1.2023
			tn_to_z	tpLZ	1.68	2.24	2.79	3.03	0.0159	1.4394
				tpHZ	1.79	2.50	3.20	3.50	0.0201	1.4923
				tpZH	1.61	2.32	3.02	3.32	0.0201	1.3123
				tpZL	1.58	2.14	2.69	2.93	0.0159	1.3394
bt12od	1	1	en_to_z	tpLZ	0.41	0.41	0.41	0.41	0.0000	0.4100
				tpZL	0.77	1.35	1.94	2.18	0.0166	0.5216
			tn_to_z	tpLZ	0.81	0.81	0.81	0.81	0.0000	0.8100
				tpZL	1.05	1.63	2.22	2.46	0.0166	0.8016

AC Characteristics: (Cont.)

VDD=5 V, Junction Temperature=25 degrees C, Capacitive Load includes package.
Process=Nominal. Values stated in nanoseconds.

Version	I/O Slots	Pads	Delay Path	Output	Capacitance Loads (pF)				Slope	Incpt			
					15	50	85	100					
bt12r	1	1	a_to_z	tpLH	1.42	2.32	3.22	3.60	0.0256	1.0395			
				tpHL	1.37	2.02	2.68	2.96	0.0187	1.0880			
			en_to_z	tpZH	1.55	2.45	3.35	3.73	0.0256	1.1695			
				tpZL	1.72	2.37	3.03	3.31	0.0187	1.4380			
				tpLZ	1.27	1.92	2.58	2.86	0.0187	0.9880			
				tpHZ	1.68	2.58	3.48	3.86	0.0256	1.2995			
			tn_to_z	tpLZ	1.35	2.00	2.66	2.94	0.0187	1.0680			
				tpHZ	1.76	2.66	3.56	3.94	0.0256	1.3795			
				tpZH	1.69	2.59	3.49	3.87	0.0256	1.3095			
				tpZL	1.86	2.51	3.17	3.45	0.0187	1.5780			
			bt12rp	1	1	a_to_z	tpLH	1.40	2.20	3.00	3.35	0.0229	1.0609
							tpHL	1.35	1.93	2.52	2.76	0.0166	1.1016
en_to_z	tpZH	1.46				2.26	3.06	3.41	0.0229	1.1209			
	tpZL	1.55				2.13	2.72	2.96	0.0166	1.3016			
	tpLZ	1.25				1.83	2.42	2.66	0.0166	1.0016			
	tpHZ	1.56				2.36	3.16	3.51	0.0229	1.2209			
tn_to_z	tpLZ	1.32				1.90	2.49	2.73	0.0166	1.0716			
	tpHZ	1.63				2.43	3.23	3.58	0.0229	1.2909			
	tpZH	1.68				2.48	3.28	3.63	0.0229	1.3409			
	tpZL	1.77				2.35	2.94	3.18	0.0166	1.5216			

5304804 0017275 995

oscim
Oscillator with Enable

Name: oscim


Description: Oscillator with Enable

Recommended frequency range: 0.1 MHz to 55 MHz

Coding Syntax:

$u(zx,zi)=oscim(a,e)$

Logic Symbol:



Truth Table:

<i>e</i>	<i>a</i>	<i>zx</i>	<i>zi</i>
1	0	1	0
1	1	0	1
0	x	0	1

Loading Characteristics:

Values stated in standard loads

Version	<i>e</i>
oscim	0.5

Pin A Input Capacitance: Device(9.2 pF) + pad(0.8 pF) = 10.00 pF

Pin ZX Output Capacitance: Device(3.1 pF) + pad(0.8 pF) = 3.9 pF

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load,
 Process=Nominal. Values stated in nanoseconds.

Version	I/O Slots	Pads	Delay Path	Output	Standard Loads						Slope	Incpt
					50	100	200	300	400	500		
oscim	1	2	e_to_zi	tpLH	1.37	2.45	4.61	6.76	8.92	11.08	0.0216	0.2962
				tpHL	1.43	2.18	3.67	5.17	6.67	8.17	0.0150	0.6782
			a_to_zi	tpLH	1.37	2.45	4.61	6.76	8.92	11.08	0.0216	0.2962
				tpHL	1.43	2.18	3.67	5.17	6.67	8.17	0.0150	0.6782

AC Characteristics: (Cont.)

VDD=5 V, Junction Temperature=25 degrees C, Standard Load=Electrical Load+Wire Load,
Process=Nominal. Values stated in nanoseconds.

Version	I/O Slots	Pads	Delay Path	Output	Standard Loads				Slope	Incpt
					15	50	85	100		
oscim	1	1	e_to_zx	tpLH	0.71	1.00	1.29	1.41	0.0083	0.5856
				tpHL	0.30	0.56	0.81	0.92	0.0073	0.1926
			a_to_zx	tpLH	0.71	1.00	1.29	1.41	0.0083	0.5856
				tpHL	0.30	0.56	0.81	0.92	0.0073	0.1926

5304804 0017277 768

5 V and 3.3 V I/O Macrocells

10/94

Copyright © 1992, 1993, 1994 by LSI Logic Corp. All rights reserved.

Oscillators 3-59

3.11 Commercial Output Buffers

This section contains data pages for LEA300K commercial output buffers. These output buffers can be used under commercial conditions only:

WC commercial = 70 °C, 4.75 V

BC commercial = 0 °C, 5.25 V

Commercial output buffers have a voltage output LOW (V_{OL}) of 0.5 V.

These buffers are not suitable for military applications.

Naming Conventions

Commercial output buffer names have the following format:

root_name | *drive_strength* | *input_voltage_level_option* | *slew_rate_control (optional)* | *resistors (optional)* | *other option* | *a*

The type of commercial output buffer being used designates the root name. (See Table 3.6.) The suffix "a" is appended to all commercial output buffer names.

Table 3.6 shows the naming conventions used for commercial output buffers.

Table 3.6
Commercial Output
Buffer Naming
Conventions

Root Name	Drive Strength	Input Voltage Level Option ¹	Slew Rate Control Options	Optional Resistors ²	Other Option ³
b = Unidirect bd = Bidirect bt = 3-State	24 mA	t = TTL tn = inverted TTL c = CMOS cn = inverted CMOS sc = Schmitt trigger for CMOS scn = Inverting CMOS Schmitt trigger st = Schmitt trigger for TTL stn = inverting TTL Schmitt trigger	none = minimum rp = moderate r = maximum	u = pull-up d = pull-down	od = Open Drain



1. Only bidirect buffers have these options.
2. These resistors are only available for bidirect buffers.
3. Slew rate control and pull-up and pull-down resistors are not available for cells using the open drain option.

For example, bd24trua is a commercial bidirect output buffer with TTL input, maximum slew rate control, and a pull-up resistor.

- **Note:** In the coding syntax, an asterisk following the cell name (for example, bd24*a) is a wildcard symbol that replaces options' abbreviations.

b24a
24 mA Unidirect Output Buffer

Name: b24a Description: 24 mA Unidirect Output Buffer
Coding Syntax: $z = \&b24 * a(a)$
Logic Symbol: Schematics:



Loading Characteristics:
Values stated in standard loads.

Version	a
b24a	0.5
b24ra	0.5
b24rpa	0.5

Pin Z Output Capacitance: Device(3.1 pF) + pad(0.8 pF) = 3.9 pF

AC Characteristics:


VDD=5 V, Junction Temperature=25 degrees C, Capacitive Load includes package.
Process=Nominal. Values stated in nanoseconds.

Version	I/O Slots	Pads	Delay Path	Outputs	Capacitance Loads (pF)				Slope	Incpt
					15	50	85	100		
b24a	1	1	a_to_z	tpLH	1.35	2.03	2.71	3.00	0.0194	1.0602
				tpHL	1.45	2.01	2.56	2.80	0.0159	1.2094
b24ra	1	1	a_to_z	tpLH	1.71	2.61	3.51	3.89	0.0256	1.3295
				tpHL	1.87	2.67	3.47	3.82	0.0229	1.5309
b24rpa	1	1	a_to_z	tpLH	1.82	2.62	3.42	3.77	0.0229	1.4809
				tpHL	2.02	2.82	3.62	3.97	0.0229	1.6809


Name: bd24a **Description:** 24 mA Bidirect Output Buffer

Coding Syntax:
 $u(io,zi,po) = \&bd24*a(io,a,en,tn,pi)$
 $u(io,zi,po) = \&bd24*oda(io,en,tn,pi)$

Logic Symbol: Bidirect Buffer with Slew Rate Control and Optional Pull-up/Pull-down



Bidirect Buffer with Open Drain



Loading Characteristics:

Values stated in standard loads.

<i>Version</i>	<i>a</i>	<i>en</i>	<i>tn</i>	<i>pi</i>
bd24*a	0.5	1.0	0.5	0.5
bd24*oda	-	1.0	0.5	0.5
bd24*ra	0.5	1.0	0.5	0.5
bd24*rpa	0.5	1.0	0.5	0.5

Pin IO Output Capacitance: Device(3.1 pF) + pad(0.8 pF) = 3.9 pF

bd24a**24 mA Bidirect Output Buffer****AC Characteristics:**

VDD=5 V, Junction Temperature=25 degrees C, Capacitive Load includes package.

Process=Nominal. Values stated in nanoseconds.

Version	I/O Slots	Pads	Delay Path	Output	Capacitance Loads (pF)				Slope	Incpt			
					15	50	85	100					
bd24*a	1	1	a_to_io	tpLH	1.36	2.07	2.77	3.07	0.0201	1.0623			
				tpHL	1.33	1.89	2.44	2.68	0.0159	1.0894			
			en_to_io	tpZH	1.42	2.13	2.83	3.13	0.0201	1.1223			
				tpZL	1.40	1.96	2.51	2.75	0.0159	1.1594			
				tpLZ	1.38	1.94	2.49	2.73	0.0159	1.1394			
				tpHZ	1.50	2.21	2.91	3.21	0.0201	1.2023			
			tn_to_io	tpZH	1.60	2.31	3.01	3.31	0.0201	1.3023			
				tpZL	1.58	2.14	2.69	2.93	0.0159	1.3394			
				tpLZ	1.63	2.19	2.74	2.98	0.0159	1.3894			
				tpHZ	1.75	2.46	3.16	3.46	0.0201	1.4523			
			bd24*oda	1	1	en_to_io	tpLZ	0.45	0.45	0.45	0.45	0.0000	0.4500
							tpZL	0.75	1.33	1.92	2.16	0.0166	0.5016
tn_to_io	tpLZ	0.74				0.74	0.74	0.74	0.0000	0.7400			
	tpZL	1.04				1.62	2.21	2.45	0.0166	0.7916			
bd24*ra	1	1	a_to_io	tpLH	1.42	2.32	3.22	3.60	0.0256	1.0395			
				tpHL	1.37	2.02	2.68	2.96	0.0187	1.0880			
			en_to_io	tpZH	1.50	2.40	3.30	3.68	0.0256	1.1195			
				tpZL	1.52	2.17	2.83	3.11	0.0187	1.2380			
				tpLZ	1.27	1.92	2.58	2.86	0.0187	0.9880			
				tpHZ	1.53	2.43	3.33	3.71	0.0256	1.1495			
			tn_to_io	tpZH	1.69	2.59	3.49	3.87	0.0256	1.3095			
				tpZL	1.71	2.36	3.02	3.30	0.0187	1.4280			
				tpLZ	1.35	2.00	2.66	2.94	0.0187	1.0680			
				tpHZ	1.61	2.51	3.41	3.79	0.0256	1.2295			

5304804 0017281 199

5 V and 3.3 V I/O Macrocells

AC Characteristics: (Cont.)

VDD=5 V, Junction Temperature=25 degrees C, Capacitive Load includes package.
Process=Nominal. Values stated in nanoseconds.


Version	I/O Slots	Pads	Delay Path	Output	Capacitance Loads (pF)				Slope	Incpt
					15	50	85	100		
bd24*rpa	1	1	a_to_io	tpLH	1.40	2.20	3.00	3.35	0.0229	1.0609
				tpHL	1.35	1.93	2.52	2.76	0.0166	1.1016
			en_to_io	tpZH	1.47	2.27	3.07	3.42	0.0229	1.1309
				tpZL	1.49	2.07	2.66	2.90	0.0166	1.2416
				tpLZ	1.39	1.97	2.56	2.80	0.0166	1.1416
				tpHZ	1.63	2.43	3.23	3.58	0.0229	1.2909
			tn_to_io	tpZH	1.65	2.45	3.25	3.60	0.0229	1.3109
				tpZL	1.67	2.25	2.84	3.08	0.0166	1.4216
				tpLZ	1.42	2.00	2.59	2.83	0.0166	1.1716
				tpHZ	1.66	2.46	3.26	3.61	0.0229	1.3209

bt24a
24 mA 3-State Output Buffer


Name: bt24a Description: 24 mA 3-State Output Buffer

Coding Syntax: $z = \&bt24*a(a, en, tn)$
 $z = \&bt24oda(en, tn)$


Logic Symbol: 3-State Buffer with Slew Rate Control



3-State Buffer with Slew Rate Control and Optional Pull-up/Pull-down



3-State Buffer with Open Drain



Loading Characteristics:

Values stated in standard loads.

Version	a	en	tn
bt24a	0.5	1.0	0.5
bt24oda	-	1.0	0.5
bt24ra	0.5	1.0	0.5
bt24rpa	0.5	1.0	0.5

Pin Z Output Capacitance: Device(3.1 pF) + pad(0.8 pF) = 3.9 pF

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Capacitive Load includes package.
Process=Nominal. Values stated in nanoseconds.

Version	I/O Slots	Pads	Delay Path	Output	Capacitance Loads (pF)				Slope	Incpt
					15	50	85	100		
bt24a	1	1	a_to_z	tpLH	1.36	2.07	2.77	3.07	0.0201	1.0623
				tpHL	1.33	1.89	2.44	2.68	0.0159	1.0894
			en_to_z	tpZH	1.42	2.13	2.83	3.13	0.0201	1.1223
				tpZL	1.40	1.96	2.51	2.75	0.0159	1.1594
				tpLZ	1.38	1.94	2.49	2.73	0.0159	1.1394
				tpHZ	1.50	2.21	2.91	3.21	0.0201	1.2023
			tn_to_z	tpLZ	1.63	2.19	2.74	2.98	0.0159	1.3894
				tpHZ	1.75	2.46	3.16	3.46	0.0201	1.4523
				tpZH	1.60	2.31	3.01	3.31	0.0201	1.3023
				tpZL	1.58	2.14	2.69	2.93	0.0159	1.3394
bt24oda	1	1	en_to_z	tpLZ	0.41	0.41	0.41	0.41	0.0000	0.4100
				tpZL	0.75	1.33	1.92	2.16	0.0166	0.5016
			tn_to_z	tpLZ	0.79	0.79	0.79	0.79	0.0000	0.7900
				tpZL	1.04	1.62	2.21	2.45	0.0166	0.7916
bt24ra	1	1	a_to_z	tpLH	1.42	2.32	3.22	3.60	0.0256	1.0395
				tpHL	1.37	2.02	2.68	2.96	0.0187	1.0880
			en_to_z	tpZH	1.50	2.40	3.30	3.68	0.0256	1.1195
				tpZL	1.52	2.17	2.83	3.11	0.0187	1.2380
				tpLZ	1.27	1.92	2.58	2.86	0.0187	0.9880
				tpHZ	1.53	2.43	3.33	3.71	0.0256	1.1495
			tn_to_z	tpLZ	1.35	2.00	2.66	2.94	0.0187	1.0680
				tpHZ	1.61	2.51	3.41	3.79	0.0256	1.2295
				tpZH	1.69	2.59	3.49	3.87	0.0256	1.3095
				tpZL	1.71	2.36	3.02	3.30	0.0187	1.4280

5304804 0017284 9T8

5 V and 3.3 V I/O Macrocells

Commercial Output Buffers 3-67

bt24a**24 mA 3-State Output Buffer****AC Characteristics: (Cont.)**

VDD=5 V, Junction Temperature=25 degrees C, Capacitive Load includes package.

Process=Nominal. Values stated in nanoseconds.

Version	I/O Slots	Pads	Delay Path	Output	Capacitance Loads (pF)				Slope	Incpt
					15	50	85	100		
bt24rpa	1	1	a_to_z	tpLH	1.40	2.20	3.00	3.35	0.0229	1.0609
				tpHL	1.35	1.93	2.52	2.76	0.0166	1.1016
			en_to_z	tpZH	1.47	2.27	3.07	3.42	0.0229	1.1309
				tpZL	1.49	2.07	2.66	2.90	0.0166	1.2416
				tpLZ	1.39	1.97	2.56	2.80	0.0166	1.1416
				tpHZ	1.63	2.43	3.23	3.58	0.0229	1.2909
			tn_to_z	tpLZ	1.42	2.00	2.59	2.83	0.0166	1.1716
				tpHZ	1.66	2.46	3.26	3.61	0.0229	1.3209
				tpZH	1.65	2.45	3.25	3.60	0.0229	1.3109
				tpZL	1.67	2.25	2.84	3.08	0.0166	1.4216

: ■ 5304804 0017285 834 ■

3.12
3.3 V I/Os

The remainder of the chapter contains datasheets for 3.3 V I/Os. Note that all of these macrocell names have a lowercase L (l) suffix designating them as low voltage.

■ 5304804 0017286 770 ■

5 V and 3.3 V I/O Macrocells

10/94

Copyright © 1992, 1993, 1994 by LSI Logic Corp. All rights reserved.

3.3 V I/Os 3-69



b11/b21

1 mA/2 mA 3.3 V Unidirect Output Buffer

Name: b11/b21 Description: 1 mA/2 mA 3.3 V Unidirect Output Buffer

Coding Syntax: z=&b1/b21(a)

Logic Symbol: Schematics:



Loading Characteristics:

Values stated in standard loads.

Version	a
b11	0.5
b21	0.5

Pin Z Output Capacitance: Device(3.1 pF) + pad(0.8 pF) = 3.9 pF

AC Characteristics:



VDD=5 V, Junction Temperature=25 degrees C, Capacitive Load includes package.

Process=Nominal. Values stated in nanoseconds.

Version	I/O Slots	Pads	Delay Path	Outputs	Capacitance Loads (pF)				Slope	Incpt
					15	50	85	100		
b11	1	1	a_to_z	tpLH	2.81	7.17	11.54	13.41	0.1247	0.9367
				tpHL	1.30	2.66	4.02	4.60	0.0388	0.7203
b21	1	1	a_to_z	tpLH	2.32	5.60	8.87	10.28	0.0936	0.9200
				tpHL	1.21	2.31	3.40	3.87	0.0312	0.7467

5304804 0017287 607

Name: b4l Description: 4 mA 3.3 V Unidirect Output Buffer
 Coding Syntax: z=&b4*1(a)
 Logic Symbol: Schematics:



Loading Characteristics:

Values stated in standard loads.

Version	a
b4l	0.5
b4rl	0.5
b4rpl	0.5

Pin Z Output Capacitance: Device(3.1 pF) + pad(0.8 pF) = 3.9 pF

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Capacitive Load includes package.



Process=Nominal. Values stated in nanoseconds.

Version	I/O Slots	Pads	Delay Path	Outputs	Capacitance Loads (pF)				Slope	Incpt
					15	50	85	100		
b4l	1	1	a_to_z	tpLH	1.71	3.48	5.25	6.01	0.0506	0.9468
				tpHL	1.14	1.77	2.40	2.67	0.0180	0.8659
b4rl	1	1	a_to_z	tpLH	2.24	4.57	6.90	7.90	0.0665	1.2462
				tpHL	1.49	2.27	3.04	3.38	0.0222	1.1587
b4rpl	1	1	a_to_z	tpLH	2.24	4.35	6.46	7.37	0.0603	1.3369
				tpHL	1.59	2.31	3.04	3.35	0.0208	1.2744

■ 5304804 0017288 543 ■

b6l**6 mA 3.3 V Unidirect Output Buffer**

Name: b6l Description: 6 mA 3.3 V Unidirect Output Buffer
 Coding Syntax: $z = \&b6*(a)$
 Logic Symbol: Schematics:

**Loading Characteristics:**

Values stated in standard loads.

Version	a
b6l	1.0
b6rl	1.0
b6rpl	1.0

Pin Z Output Capacitance: Device(3.1 pF) + pad(0.8 pF) = 3.9 pF

AC Characteristics:



VDD=5 V, Junction Temperature=25 degrees C, Capacitive Load includes package.

Process=Nominal. Values stated in nanoseconds.

Version	I/O Slots	Pads	Delay Path	Outputs	Capacitance Loads (pF)				Slope	Incpt
					15	50	85	100		
b6l	2	1	a_to_z	tpLH	1.38	2.55	3.71	4.21	0.0333	0.8831
				tpHL	1.00	1.42	1.83	2.00	0.0118	0.8265
b6rl	2	1	a_to_z	tpLH	1.79	3.35	4.90	5.56	0.0444	1.1275
				tpHL	1.30	1.86	2.41	2.65	0.0159	1.0594
b6rpl	2	1	a_to_z	tpLH	1.81	3.17	4.53	5.11	0.0388	1.2303
				tpHL	1.37	1.88	2.39	2.61	0.0146	1.1551

5304804 0017289 48T

Name: b8l **Description:** 8 mA 3.3 V Unidirect Output Buffer
Coding Syntax: z=&b8*I(a)
Logic Symbol: **Schematics:**



Loading Characteristics:
 Values stated in standard loads.

Version	a
b8l	1.0
b8rl	1.0
b8rpl	1.0

Pin Z Output Capacitance: Device(3.1 pF) + pad(0.8 pF) = 3.9 pF

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Capacitive Load includes package.
 Process=Nominal. Values stated in nanoseconds.

Version	I/O Slots	Pads	Delay Path	Outputs	Capacitance Loads (pF)				Slope	Incpt
					15	50	85	100		
b8l	2	1	a_to_z	tpLH	1.29	2.19	3.09	3.47	0.0256	0.9095
				tpHL	1.02	1.34	1.65	1.79	0.0090	0.8879
b8rl	2	1	a_to_z	tpLH	1.70	2.91	4.12	4.64	0.0346	1.1774
				tpHL	1.29	1.72	2.16	2.35	0.0125	1.0987
b8rpl	2	1	a_to_z	tpLH	1.75	2.86	3.98	4.46	0.0319	1.2688
				tpHL	1.37	1.79	2.20	2.37	0.0118	1.1965

■ 5304804 0017290 1T1 ■



b12l

12 mA 3.3 V Unidirect Output Buffer

Name: b12l Description: 12 mA 3.3 V Unidirect Output Buffer

Coding Syntax: z=&b12*l(a)

Logic Symbol: Schematics:



Loading Characteristics:

Values stated in standard loads.

Version	a
b12l	1.5
b12rl	1.5
b12rpl	1.5

Pin Z Output Capacitance: Device(3.1 pF) + pad(0.8 pF) = 3.9 pF

AC Characteristics:


VDD=5 V, Junction Temperature=25 degrees C, Capacitive Load includes package.

Process=Nominal. Values stated in nanoseconds.

Version	I/O Slots	Pads	Delay Path	Outputs	Capacitance Loads (pF)				Slope	Incpt
					15	50	85	100		
b12l	3	1	a_to_z	tpLH	1.16	1.77	2.38	2.64	0.0173	0.9037
				tpHL	0.98	1.20	1.42	1.51	0.0062	0.8893
b12rl	3	1	a_to_z	tpLH	1.50	2.35	3.20	3.56	0.0243	1.1352
				tpHL	1.19	1.51	1.82	1.96	0.0090	1.0579
b12rpl	3	1	a_to_z	tpLH	1.56	2.36	3.16	3.51	0.0229	1.2209
				tpHL	1.26	1.58	1.89	2.03	0.0090	1.1279


5304804 0017291 038

**Bidirect Output
Buffer Logic
Symbol**




**Bidirect Output
Buffer
Schematics**

Bidirect Buffer with Optional Pull-up/Pull-down resistors



Bidirect Buffer with Slew Rate Control and Optional Pull-up/Pull-down



bd11**1 mA 3.3 V Bidirect Output Buffer**

Name: bd11 Description: 1 mA 3.3 V Bidirect Output Buffer

Coding Syntax: $u(io,zi,po) = \&bd1*(io,a,en,tn,pi)$

Loading Characteristics:

Values stated in standard loads.

Version	<i>a</i>	<i>en</i>	<i>tn</i>	<i>pi</i>
bd1*1	0.5	1.0	0.5	0.5

Pin IO Output Capacitance: Device(3.1 pF) + pad(0.8 pF) = 3.9 pF

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Capacitive Load includes package.

Process=Nominal. Values stated in nanoseconds.

Version	I/O Slots	Pads	Delay Path	Output	Capacitance Loads (pF)				Slope	Incpt
					15	50	85	100		
bd1*1	1	1	a_to_io	tpLH	2.89	7.25	11.62	13.49	0.1247	1.0167
				tpHL	1.31	2.67	4.03	4.61	0.0388	0.7303
			en_to_io	tpZH	3.07	7.43	11.80	13.67	0.1247	1.1967
				tpZL	1.51	2.87	4.23	4.81	0.0388	0.9303
				tpLZ	1.22	2.58	3.94	4.52	0.0388	0.6403
				tpHZ	2.78	7.14	11.51	13.38	0.1247	0.9067
			tn_to_io	tpZH	3.15	7.51	11.88	13.75	0.1247	1.2767
				tpZL	1.59	2.95	4.31	4.89	0.0388	1.0103
				tpLZ	1.27	2.63	3.99	4.57	0.0388	0.6903
				tpHZ	2.83	7.19	11.56	13.43	0.1247	0.9567

5304804 0017293 900

Name: bd2l Description: 2 mA 3.3 V Bidirect Output Buffer

Coding Syntax: $u(io,zi,po) = \&bd2*1(io,a,en,tn,pi)$

Loading Characteristics:

Values stated in standard loads.

Version	a	en	tn	pi
bd2*1	0.5	1.0	0.5	0.5

Pin IO Output Capacitance: Device(3.1 pF) + pad(0.8 pF) = 3.9 pF

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Capacitive Load includes package.

Process=Nominal. Values stated in nanoseconds.

Version	I/O Slots	Pads	Delay Path	Output	Capacitance Loads (pF)				Slope	Incpt
					15	50	85	100		
bd2*1	1	1	a_to_io	tpLH	2.40	5.68	8.95	10.36	0.0936	1.0000
				tpHL	1.34	2.70	4.06	4.64	0.0388	0.7603
			en_to_io	tpZH	2.57	5.85	9.12	10.53	0.0936	1.1700
				tpZL	1.53	2.89	4.25	4.83	0.0388	0.9503
				tpLZ	1.32	2.68	4.04	4.62	0.0388	0.7403
				tpHZ	2.26	5.54	8.81	10.22	0.0936	0.8600
			tn_to_io	tpZH	2.65	5.93	9.20	10.61	0.0936	1.2500
				tpZL	1.61	2.97	4.33	4.91	0.0388	1.0303
				tpLZ	1.37	2.73	4.09	4.67	0.0388	0.7903
				tpHZ	2.31	5.59	8.86	10.27	0.0936	0.9100

bd4l**4 mA 3.3 V Bidirect Output Buffer**

Name: bd4l

Description: 4 mA 3.3 V Bidirect Output Buffer

Coding Syntax:

u(io,zi,po) = &bd4*l(io,a,en,tn,pi)

Loading Characteristics:

Values stated in standard loads.

Version	a	en	tn	pi
bd4*1	0.5	1.0	0.5	0.5

Pin IO Output Capacitance: Device(3.1 pF) + pad(0.8 pF) = 3.9 pF

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Capacitive Load includes package.

Process=Nominal. Values stated in nanoseconds.

Version	I/O Slots	Pads	Delay Path	Output	Capacitance Loads (pF)				Slope	Incpt			
					15	50	85	100					
bd4*1	1	1	a_to_io	tpLH	1.81	3.60	5.40	6.17	0.0513	1.0390			
				tpHL	1.07	1.70	2.33	2.60	0.0180	0.7959			
			en_to_io	tpZH	1.99	3.78	5.58	6.35	0.0513	1.2190			
				tpZL	1.27	1.90	2.53	2.80	0.0180	0.9959			
				tpLZ	1.16	1.79	2.42	2.69	0.0180	0.8859			
				tpHZ	1.64	3.43	5.23	6.00	0.0513	0.8690			
			tn_to_io	tpZH	2.07	3.86	5.66	6.43	0.0513	1.2990			
				tpZL	1.35	1.98	2.61	2.88	0.0180	1.0759			
				tpLZ	1.21	1.84	2.47	2.74	0.0180	0.9359			
				tpHZ	1.69	3.48	5.28	6.05	0.0513	0.9190			
			bd4*rl	1	1	a_to_io	tpLH	2.10	4.43	6.76	7.76	0.0665	1.1062
							tpHL	1.16	1.87	2.57	2.87	0.0201	0.8623
en_to_io	tpZH	2.26				4.59	6.92	7.92	0.0665	1.2662			
	tpZL	1.45				2.16	2.86	3.16	0.0201	1.1523			
	tpLZ	1.08				1.79	2.49	2.79	0.0201	0.7823			
	tpHZ	1.95				4.28	6.61	7.61	0.0665	0.9562			
tn_to_io	tpZH	2.36				4.69	7.02	8.02	0.0665	1.3662			
	tpZL	1.55				2.26	2.96	3.26	0.0201	1.2523			
	tpLZ	1.13				1.84	2.54	2.84	0.0201	0.8323			
	tpHZ	2.00				4.33	6.66	7.66	0.0665	1.0062			



5304804 0017295 783

AC Characteristics: (Cont.)

VDD=5 V, Junction Temperature=25 degrees C, Capacitive Load includes package.

Process=Nominal. Values stated in nanoseconds.

Version	I/O Slots	Pads	Delay Path	Output	Capacitance Loads (pF)				Slope	Incpt		
					15	50	85	100				
bd4*rpl	1	1	a_to_io	tpLH	2.05	4.13	6.22	7.11	0.0596	1.1548		
				tpHL	1.13	1.78	2.44	2.72	0.0187	0.8480		
			en_to_io	tpZH	2.19	4.27	6.36	7.25	0.0596	1.2948		
				tpZL	1.31	1.96	2.62	2.90	0.0187	1.0280		
				tpLZ	1.33	1.98	2.64	2.92	0.0187	1.0480		
				tpHZ	1.93	4.01	6.10	6.99	0.0596	1.0348		
			tn_to_io	tpZH	2.30	4.38	6.47	7.36	0.0596	1.4048		
				tpZL	1.42	2.07	2.73	3.01	0.0187	1.1380		
				tpLZ	1.39	2.04	2.70	2.98	0.0187	1.1080		
						tpHZ	1.99	4.07	6.16	7.05	0.0596	1.0948

■ 5304804 0017296 61T ■

bd6I**6 mA 3.3 V Bidirect Output Buffer**

Name: bd6I Description: 6 mA 3.3 V Bidirect Output Buffer

Coding Syntax: u(io,zi,po) = &bd6*I(io,a,en,tn,pi)

Loading Characteristics:

Values stated in standard loads.

Version	a	en	tn	pi
bd6*I	1.0	1.9	1.0	0.5

Pin IO Output Capacitance: Device(3.1 pF) + pad(0.8 pF) = 3.9 pF

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Capacitive Load includes package.

Process=Nominal. Values stated in nanoseconds.

Version	I/O Slots	Pads	Delay Path	Output	Capacitance Loads (pF)				Slope	Incpt			
					15	50	85	100					
bd6*I	2	1	a_to_io	tpLH	1.48	2.65	3.81	4.31	0.0333	0.9831			
				tpHL	0.98	1.41	1.85	2.04	0.0125	0.7887			
			en_to_io	tpZH	1.65	2.82	3.98	4.48	0.0333	1.1531			
				tpZL	1.16	1.59	2.03	2.22	0.0125	0.9687			
				tpLZ	1.08	1.51	1.95	2.14	0.0125	0.8887			
				tpHZ	1.33	2.50	3.66	4.16	0.0333	0.8331			
			tn_to_io	tpZH	1.74	2.91	4.07	4.57	0.0333	1.2431			
				tpZL	1.25	1.68	2.12	2.31	0.0125	1.0587			
				tpLZ	1.12	1.55	1.99	2.18	0.0125	0.9287			
				tpHZ	1.37	2.54	3.70	4.20	0.0333	0.8731			
			bd6*ri	2	1	a_to_io	tpLH	1.69	3.22	4.75	5.40	0.0437	1.0353
							tpHL	1.04	1.53	2.01	2.22	0.0139	0.8330
en_to_io	tpZH	1.85				3.38	4.91	5.56	0.0437	1.1953			
	tpZL	1.35				1.84	2.32	2.53	0.0139	1.1430			
	tpLZ	1.01				1.50	1.98	2.19	0.0139	0.8030			
	tpHZ	1.59				3.12	4.65	5.30	0.0437	0.9353			
tn_to_io	tpZH	1.95				3.48	5.01	5.66	0.0437	1.2953			
	tpZL	1.45				1.94	2.42	2.63	0.0139	1.2430			
	tpLZ	1.03				1.52	2.00	2.21	0.0139	0.8230			
	tpHZ	1.61				3.14	4.67	5.32	0.0437	0.9553			

5304804 0017297 556

AC Characteristics: (Cont.)

VDD=5 V, Junction Temperature=25 degrees C, Capacitive Load includes package.
Process=Nominal. Values stated in nanoseconds.

Version	I/O Slots	Pads	Delay Path	Output	Capacitance Loads (pF)				Slope	Incpt
					15	50	85	100		
bd6*rpl	2	1	a_to_io	tpLH	1.65	2.98	4.32	4.89	0.0381	1.0782
				tpHL	1.02	1.45	1.89	2.08	0.0125	0.8287
			en_to_io	tpZH	1.79	3.12	4.46	5.03	0.0381	1.2182
				tpZL	1.20	1.63	2.07	2.26	0.0125	1.0087
				tpLZ	1.24	1.67	2.11	2.30	0.0125	1.0487
				tpHZ	1.57	2.90	4.24	4.81	0.0381	0.9982
			tn_to_io	tpZH	1.89	3.22	4.56	5.13	0.0381	1.3182
				tpZL	1.30	1.73	2.17	2.36	0.0125	1.1087
				tpLZ	1.30	1.73	2.17	2.36	0.0125	1.1087
				tpHZ	1.63	2.96	4.30	4.87	0.0381	1.0582

bd8l**8 mA 3.3 V Bidirect Output Buffer**

Name: bd8l

Description: 8 mA 3.3 V Bidirect Output Buffer

Coding Syntax:

u(io,zi,po) = &bd8*l(io,a,en,tn,pi)

Loading Characteristics:

Values stated in standard loads.

Version	a	en	tn	pi
bd8*l	1.0	1.9	1.0	0.5

Pin IO Output Capacitance: Device(3.1 pF) + pad(0.8 pF) = 3.9 pF

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Capacitive Load includes package.

Process=Nominal. Values stated in nanoseconds.

Version	I/O Slots	Pads	Delay Path	Output	Capacitance Loads (pF)				Slope	Incpt			
					15	50	85	100					
bd8*l	2	1	a_to_io	tpLH	1.39	2.31	3.23	3.63	0.0263	0.9916			
				tpHL	0.94	1.26	1.57	1.71	0.0090	0.8079			
			en_to_io	tpZH	1.57	2.49	3.41	3.81	0.0263	1.1716			
				tpZL	1.13	1.45	1.76	1.90	0.0090	0.9979			
				tpLZ	1.03	1.35	1.66	1.80	0.0090	0.8979			
				tpHZ	1.23	2.15	3.07	3.47	0.0263	0.8316			
			tn_to_io	tpZH	1.66	2.58	3.50	3.90	0.0263	1.2616			
				tpZL	1.22	1.54	1.85	1.99	0.0090	1.0879			
				tpLZ	1.07	1.39	1.70	1.84	0.0090	0.9379			
				tpHZ	1.27	2.19	3.11	3.51	0.0263	0.8716			
			bd8*rl	2	1	a_to_io	tpLH	1.57	2.76	3.95	4.46	0.0340	1.0653
							tpHL	1.00	1.36	1.73	1.88	0.0104	0.8422
en_to_io	tpZH	1.73				2.92	4.11	4.62	0.0340	1.2253			
	tpZL	1.31				1.67	2.04	2.19	0.0104	1.1522			
	tpLZ	1.01				1.37	1.74	1.89	0.0104	0.8522			
	tpHZ	1.43				2.62	3.81	4.32	0.0340	0.9253			
tn_to_io	tpZH	1.83				3.02	4.21	4.72	0.0340	1.3253			
	tpZL	1.41				1.77	2.14	2.29	0.0104	1.2522			
	tpLZ	1.03				1.39	1.76	1.91	0.0104	0.8722			
	tpHZ	1.45				2.64	3.83	4.34	0.0340	0.9453			

5304804 0017299 329

AC Characteristics: (Cont.)

VDD=5 V, Junction Temperature=25 degrees C, Capacitive Load includes package.

Process=Nominal. Values stated in nanoseconds.

Version	I/O Slots	Pads	Delay Path	Output	Capacitance Loads (pF)				Slope	Incpt
					15	50	85	100		
bd8*rpl	2	1	a_to_io	tpLH	1.55	2.65	3.74	4.21	0.0312	1.0867
				tpHL	1.00	1.34	1.67	1.82	0.0097	0.8501
			en_to_io	tpZH	1.70	2.80	3.89	4.36	0.0312	1.2367
				tpZL	1.19	1.53	1.86	2.01	0.0097	1.0401
				tpLZ	1.21	1.55	1.88	2.03	0.0097	1.0601
				tpHZ	1.46	2.56	3.65	4.12	0.0312	0.9967
			tn_to_io	tpZH	1.80	2.90	3.99	4.46	0.0312	1.3367
				tpZL	1.29	1.63	1.96	2.11	0.0097	1.1401
				tpLZ	1.27	1.61	1.94	2.09	0.0097	1.1201
				tpHZ	1.52	2.62	3.71	4.18	0.0312	1.0567

5304804 0017300 970

bd121**12 mA 3.3 V Bidirect Output Buffer**

Name: bd121 Description: 12 mA 3.3 V Bidirect Output Buffer

Coding Syntax: $u(io,zi,po) = \&bd12*1(io,a,en,tn,pi)$ **Loading Characteristics:**

Values stated in standard loads.

Version	a	en	tn	pi
bd12*1	1.5	2.7	1.5	0.5

Pin IO Output Capacitance: Device(3.1 pF) + pad(0.8 pF) = 3.9 pF

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Capacitive Load includes package.

Process=Nominal. Values stated in nanoseconds.

Version	I/O Slots	Pads	Delay Path	Output	Capacitance Loads (pF)				Slope	Incpt			
					15	50	85	100					
bd12*1	3	1	a_to_io	tpLH	1.25	1.88	2.51	2.78	0.0180	0.9759			
				tpHL	0.89	1.11	1.33	1.42	0.0062	0.7993			
			en_to_io	tpZH	1.43	2.06	2.69	2.96	0.0180	1.1559			
				tpZL	1.08	1.30	1.52	1.61	0.0062	0.9893			
				tpLZ	1.00	1.22	1.44	1.53	0.0062	0.9093			
				tpHZ	1.09	1.72	2.35	2.62	0.0180	0.8159			
			tn_to_io	tpZH	1.52	2.15	2.78	3.05	0.0180	1.2459			
				tpZL	1.17	1.39	1.61	1.70	0.0062	1.0793			
				tpLZ	1.04	1.26	1.48	1.57	0.0062	0.9493			
				tpHZ	1.13	1.76	2.39	2.66	0.0180	0.8559			
			bd12*rl	3	1	a_to_io	tpLH	1.36	2.18	3.01	3.36	0.0236	1.0030
							tpHL	0.99	1.23	1.47	1.57	0.0069	0.8815
en_to_io	tpZH	1.55				2.37	3.20	3.55	0.0236	1.1930			
	tpZL	1.19				1.43	1.67	1.77	0.0069	1.0815			
	tpLZ	1.04				1.28	1.52	1.62	0.0069	0.9315			
	tpHZ	1.28				2.10	2.93	3.28	0.0236	0.9230			
tn_to_io	tpZH	1.66				2.48	3.31	3.66	0.0236	1.3030			
	tpZL	1.30				1.54	1.78	1.88	0.0069	1.1915			
	tpLZ	1.08				1.32	1.56	1.66	0.0069	0.9715			
	tpHZ	1.32				2.14	2.97	3.32	0.0236	0.9630			

AC Characteristics: (Cont.)


VDD=5 V, Junction Temperature=25 degrees C, Capacitive Load includes package.

Process=Nominal. Values stated in nanoseconds.

Version	I/O Slots	Pads	Delay Path	Output	Capacitance Loads (pF)				Slope	Incpt
					15	50	85	100		
bd12*rpl	3	1	a_to_io	tpLH	1.38	2.16	2.93	3.27	0.0222	1.0487
				tpHL	0.94	1.18	1.42	1.52	0.0069	0.8315
			en_to_io	tpZH	1.54	2.32	3.09	3.43	0.0222	1.2087
				tpZL	1.11	1.35	1.59	1.69	0.0069	1.0015
				tpLZ	1.19	1.43	1.67	1.77	0.0069	1.0815
				tpHZ	1.30	2.08	2.85	3.19	0.0222	0.9687
			tn_to_io	tpZH	1.65	2.43	3.20	3.54	0.0222	1.3187
				tpZL	1.22	1.46	1.70	1.80	0.0069	1.1115
				tpLZ	1.25	1.49	1.73	1.83	0.0069	1.1415
				tpHZ	1.36	2.14	2.91	3.25	0.0222	1.0287


■ 5304804 0017302 743 ■

**3-State Output
Buffer Logic
Symbol**




**3-State Output
Buffer
Schematics**

3-State Buffer



3-State Buffer with Slew Rate Control



Name: **bt11** Description: 1 mA 3.3 V 3-State Output Buffer
 Coding Syntax: z=&bt11(a,en,tn)

Loading Characteristics:
 Values stated in standard loads.

<i>Version</i>	<i>a</i>	<i>en</i>	<i>tn</i>
bt11	0.5	1.0	0.5

Pin Z Output Capacitance: Device(3.1 pF) + pad(0.8 pF) = 3.9 pF

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Capacitive Load includes package.
 Process=Nominal. Values stated in nanoseconds.

<i>Version</i>	<i>I/O Slots</i>	<i>Pads</i>	<i>Delay Path</i>	<i>Output</i>	<i>Capacitance Loads (pF)</i>				<i>Slope</i>	<i>Incpt</i>
					<i>15</i>	<i>50</i>	<i>85</i>	<i>100</i>		
bt11	1	1	a_to_z	tpLH	2.89	7.25	11.62	13.49	0.1247	1.0167
				tpHL	1.31	2.67	4.03	4.61	0.0388	0.7303
			en_to_z	tpZH	3.07	7.43	11.80	13.67	0.1247	1.1967
				tpZL	1.51	2.87	4.23	4.81	0.0388	0.9303
				tpLZ	1.22	2.58	3.94	4.52	0.0388	0.6403
				tpHZ	2.78	7.14	11.51	13.38	0.1247	0.9067
			tn_to_z	tpLZ	1.27	2.63	3.99	4.57	0.0388	0.6903
				tpHZ	2.83	7.19	11.56	13.43	0.1247	0.9567
				tpZH	3.15	7.51	11.88	13.75	0.1247	1.2767
				tpZL	1.59	2.95	4.31	4.89	0.0388	1.0103

bt2l**2 mA 3.3 V 3-State Output Buffer**

Name: bt2l Description: 2 mA 3.3 V 3-State Output Buffer

Coding Syntax: z =&bt2l(a,en,tn)

Loading Characteristics:

Values stated in standard loads.

Version	a	en	tn
bt2l	0.5	1.0	0.5

Pin Z Output Capacitance: Device(3.1 pF) + pad(0.8 pF) = 3.9 pF

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Capacitive Load includes package.

Process=Nominal. Values stated in nanoseconds.

Version	I/O Slots	Pads	Delay Path	Output	Capacitance Loads (pF)				Slope	Incpt
					15	50	85	100		
bt2l	1	1	a_to_z	tpLH	2.40	5.68	8.95	10.36	0.0936	1.0000
				tpHL	1.34	2.70	4.06	4.64	0.0388	0.7603
			en_to_z	tpZH	2.57	5.85	9.12	10.53	0.0936	1.1700
				tpZL	1.53	2.89	4.25	4.83	0.0388	0.9503
				tpLZ	1.32	2.68	4.04	4.62	0.0388	0.7403
				tpHZ	2.26	5.54	8.81	10.22	0.0936	0.8600
			tn_to_z	tpLZ	1.37	2.73	4.09	4.67	0.0388	0.7903
				tpHZ	2.31	5.59	8.86	10.27	0.0936	0.9100
				tpZH	2.65	5.93	9.20	10.61	0.0936	1.2500
				tpZL	1.61	2.97	4.33	4.91	0.0388	1.0303

Name: bt4l Description: 4 mA 3.3 V 3-State Output Buffer
Coding Syntax: z=&bt4*I(a,en,tn)

Loading Characteristics:

Values stated in standard loads.

Version	a	en	tn
bt4l	0.5	1.0	0.5

Pin Z Output Capacitance: Device(3.1 pF) + pad(0.8 pF) = 3.9 pF

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Capacitive Load includes package.

Process=Nominal. Values stated in nanoseconds.

Version	I/O Slots	Pads	Delay Path	Output	Capacitance Loads (pF)				Slope	Incpt			
					15	50	85	100					
bt4l	1	1	a_to_z	tpLH	1.81	3.60	5.40	6.17	0.0513	1.0390			
				tpHL	1.07	1.70	2.33	2.60	0.0180	0.7959			
			en_to_z	tpZH	1.99	3.78	5.58	6.35	0.0513	1.2190			
				tpZL	1.27	1.90	2.53	2.80	0.0180	0.9959			
				tpLZ	1.16	1.79	2.42	2.69	0.0180	0.8859			
				tpHZ	1.64	3.43	5.23	6.00	0.0513	0.8690			
			tn_to_z	tpLZ	1.21	1.84	2.47	2.74	0.0180	0.9359			
				tpHZ	1.69	3.48	5.28	6.05	0.0513	0.9190			
				tpZH	2.07	3.86	5.66	6.43	0.0513	1.2990			
				tpZL	1.35	1.98	2.61	2.88	0.0180	1.0759			
			bt4rl	1	1	a_to_z	tpLH	2.10	4.43	6.76	7.76	0.0665	1.1062
							tpHL	1.16	1.87	2.57	2.87	0.0201	0.8623
en_to_z	tpZH	2.26				4.59	6.92	7.92	0.0665	1.2662			
	tpZL	1.45				2.16	2.86	3.16	0.0201	1.1523			
	tpLZ	1.08				1.79	2.49	2.79	0.0201	0.7823			
	tpHZ	1.95				4.28	6.61	7.61	0.0665	0.9562			
tn_to_z	tpLZ	1.13				1.84	2.54	2.84	0.0201	0.8323			
	tpHZ	2.00				4.33	6.66	7.66	0.0665	1.0062			
	tpZH	2.36				4.69	7.02	8.02	0.0665	1.3662			
	tpZL	1.55				2.26	2.96	3.26	0.0201	1.2523			

■ 5304804 0017306 399 ■

bt4l**4 mA 3.3 V 3-State Output Buffer****AC Characteristics: (Cont.)**

VDD=5 V, Junction Temperature=25 degrees C, Capacitive Load includes package.

Process=Nominal. Values stated in nanoseconds.

Version	I/O Slots	Pads	Delay Path	Output	Capacitance Loads (pF)				Slope	Incpt
					15	50	85	100		
bt4rpl	1	1	a_to_z	tpLH	2.05	4.13	6.22	7.11	0.0596	1.1548
				tpHL	1.13	1.78	2.44	2.72	0.0187	0.8480
			en_to_z	tpZH	2.19	4.27	6.36	7.25	0.0596	1.2948
				tpZL	1.31	1.96	2.62	2.90	0.0187	1.0280
				tpLZ	1.33	1.98	2.64	2.92	0.0187	1.0480
				tpHZ	1.93	4.01	6.10	6.99	0.0596	1.0348
			tn_to_z	tpLZ	1.39	2.04	2.70	2.98	0.0187	1.1080
				tpHZ	1.99	4.07	6.16	7.05	0.0596	1.0948
				tpZH	2.30	4.38	6.47	7.36	0.0596	1.4048
				tpZL	1.42	2.07	2.73	3.01	0.0187	1.1380

Name: bt6l Description: 6 mA 3.3 V 3-State Output Buffer
Coding Syntax: z=&bt6*l(a,en,tn)

Loading Characteristics:

Values stated in standard loads.

Version	a	en	tn
bt6l	1.0	1.9	1.0

Pin Z Output Capacitance: Device(3.1 pF) + pad(0.8 pF) = 3.9 pF

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Capacitive Load includes package.
Process=Nominal. Values stated in nanoseconds.


Version	I/O Slots	Pads	Delay Path	Output	Capacitance Loads (pF)				Slope	Incpt
					15	50	85	100		
bt6l	2	1	a_to_z	tpLH	1.48	2.65	3.81	4.31	0.0333	0.9831
				tpHL	0.98	1.41	1.85	2.04	0.0125	0.7887
			en_to_z	tpZH	1.65	2.82	3.98	4.48	0.0333	1.1531
				tpZL	1.16	1.59	2.03	2.22	0.0125	0.9687
				tpLZ	1.08	1.51	1.95	2.14	0.0125	0.8887
				tpHZ	1.33	2.50	3.66	4.16	0.0333	0.8331
			tn_to_z	tpLZ	1.12	1.55	1.99	2.18	0.0125	0.9287
				tpHZ	1.37	2.54	3.70	4.20	0.0333	0.8731
				tpZH	1.74	2.91	4.07	4.57	0.0333	1.2431
				tpZL	1.25	1.68	2.12	2.31	0.0125	1.0587
bt6rl	2	1	a_to_z	tpLH	1.69	3.22	4.75	5.40	0.0437	1.0353
				tpHL	1.04	1.53	2.01	2.22	0.0139	0.8330
			en_to_z	tpZH	1.85	3.38	4.91	5.56	0.0437	1.1953
				tpZL	1.35	1.84	2.32	2.53	0.0139	1.1430
				tpLZ	1.01	1.50	1.98	2.19	0.0139	0.8030
				tpHZ	1.59	3.12	4.65	5.30	0.0437	0.9353
			tn_to_z	tpLZ	1.03	1.52	2.00	2.21	0.0139	0.8230
				tpHZ	1.61	3.14	4.67	5.32	0.0437	0.9553
				tpZH	1.95	3.48	5.01	5.66	0.0437	1.2953
				tpZL	1.45	1.94	2.42	2.63	0.0139	1.2430

bt61**6 mA 3.3 V 3-State Output Buffer****AC Characteristics: (Cont.)**

VDD=5 V, Junction Temperature=25 degrees C, Capacitive Load includes package.

Process=Nominal. Values stated in nanoseconds.

Version	I/O Slots	Pads	Delay Path	Output	Capacitance Loads (pF)				Slope	Incpt
					15	50	85	100		
bt6rpl	2	1	a_to_z	tpLH	1.65	2.98	4.32	4.89	0.0381	1.0782
				tpHL	1.02	1.45	1.89	2.08	0.0125	0.8287
			en_to_z	tpZH	1.79	3.12	4.46	5.03	0.0381	1.2182
				tpZL	1.20	1.63	2.07	2.26	0.0125	1.0087
				tpLZ	1.24	1.67	2.11	2.30	0.0125	1.0487
				tpHZ	1.57	2.90	4.24	4.81	0.0381	0.9982
			tn_to_z	tpLZ	1.30	1.73	2.17	2.36	0.0125	1.1087
				tpHZ	1.63	2.96	4.30	4.87	0.0381	1.0582
				tpZH	1.89	3.22	4.56	5.13	0.0381	1.3182
				tpZL	1.30	1.73	2.17	2.36	0.0125	1.1087



5 V and 3.3 V I/O Macrocells

3.3 V I/Os

Name: bt8l Description: 8 mA 3.3 V 3-State Output Buffer

Coding Syntax: z=&bt8*I(a,en,tn)

Loading Characteristics:

Values stated in standard loads.

Version	a	en	tn
bt8l	1.0	1.9	1.0

Pin Z Output Capacitance: Device(3.1 pF) + pad(0.8 pF) = 3.9 pF

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Capacitive Load includes package.

Process=Nominal. Values stated in nanoseconds.

Version	I/O Slots	Pads	Delay Path	Output	Capacitance Loads (pF)				Slope	Incpt
					15	50	85	100		
bt8l	2	1	a_to_z	tpLH	1.39	2.31	3.23	3.63	0.0263	0.9916
				tpHL	0.94	1.26	1.57	1.71	0.0090	0.8079
			en_to_z	tpZH	1.57	2.49	3.41	3.81	0.0263	1.1716
				tpZL	1.13	1.45	1.76	1.90	0.0090	0.9979
				tpLZ	1.03	1.35	1.66	1.80	0.0090	0.8979
				tpHZ	1.23	2.15	3.07	3.47	0.0263	0.8316
			tn_to_z	tpLZ	1.07	1.39	1.70	1.84	0.0090	0.9379
				tpHZ	1.27	2.19	3.11	3.51	0.0263	0.8716
				tpZH	1.66	2.58	3.50	3.90	0.0263	1.2616
				tpZL	1.22	1.54	1.85	1.99	0.0090	1.0879
bt8rl	2	1	a_to_z	tpLH	1.57	2.76	3.95	4.46	0.0340	1.0653
				tpHL	1.00	1.36	1.73	1.88	0.0104	0.8422
			en_to_z	tpZH	1.73	2.92	4.11	4.62	0.0340	1.2253
				tpZL	1.31	1.67	2.04	2.19	0.0104	1.1522
				tpLZ	1.01	1.37	1.74	1.89	0.0104	0.8522
				tpHZ	1.43	2.62	3.81	4.32	0.0340	0.9253
			tn_to_z	tpLZ	1.03	1.39	1.76	1.91	0.0104	0.8722
				tpHZ	1.45	2.64	3.83	4.34	0.0340	0.9453
				tpZH	1.83	3.02	4.21	4.72	0.0340	1.3253
				tpZL	1.41	1.77	2.14	2.29	0.0104	1.2522

■ 5304804 0017310 81T ■

bt8l**8 mA 3.3 V 3-State Output Buffer****AC Characteristics: (Cont.)**

VDD=5 V, Junction Temperature=25 degrees C, Capacitive Load includes package.

Process=Nominal. Values stated in nanoseconds.

Version	I/O Slots	Pads	Delay Path	Output	Capacitance Loads (pF)				Slope	Incpt
					15	50	85	100		
bt8rpl	2	1	a_to_z	tpLH	1.55	2.65	3.74	4.21	0.0312	1.0867
				tpHL	1.00	1.34	1.67	1.82	0.0097	0.8501
			en_to_z	tpZH	1.70	2.80	3.89	4.36	0.0312	1.2367
				tpZL	1.19	1.53	1.86	2.01	0.0097	1.0401
				tpLZ	1.21	1.55	1.88	2.03	0.0097	1.0601
				tpHZ	1.46	2.56	3.65	4.12	0.0312	0.9967
			tn_to_z	tpLZ	1.27	1.61	1.94	2.09	0.0097	1.1201
				tpHZ	1.52	2.62	3.71	4.18	0.0312	1.0567
				tpZH	1.80	2.90	3.99	4.46	0.0312	1.3367
				tpZL	1.29	1.63	1.96	2.11	0.0097	1.1401

5304804 0017311 756

Name: bt12I Description: 12 mA 3.3 V 3-State Output Buffer
 Coding Syntax: z=&bt12*I(a,en,tn)

Loading Characteristics:

Values stated in standard loads.

Version	a	en	tn
bt12I	1.5	2.7	1.5

Pin Z Output Capacitance: Device(3.1 pF) + pad(0.8 pF) = 3.9 pF

AC Characteristics:

VDD=5 V, Junction Temperature=25 degrees C, Capacitive Load includes package.

Process=Nominal. Values stated in nanoseconds.

Version	I/O Slots	Pads	Delay Path	Output	Capacitance Loads (pF)				Slope	Incept			
					15	50	85	100					
bt12I	3	1	a_to_z	tpLH	1.25	1.88	2.51	2.78	0.0180	0.9759			
				tpHL	0.89	1.11	1.33	1.42	0.0062	0.7993			
			en_to_z	tpZH	1.42	2.05	2.68	2.95	0.0180	1.1459			
				tpZL	1.07	1.29	1.51	1.60	0.0062	0.9793			
				tpLZ	1.00	1.22	1.44	1.53	0.0062	0.9093			
				tpHZ	1.09	1.72	2.35	2.62	0.0180	0.8159			
			tn_to_z	tpLZ	1.04	1.26	1.48	1.57	0.0062	0.9493			
				tpHZ	1.13	1.76	2.39	2.66	0.0180	0.8559			
				tpZH	1.51	2.14	2.77	3.04	0.0180	1.2359			
				tpZL	1.16	1.38	1.60	1.69	0.0062	1.0693			
			bt12rI	3	1	a_to_z	tpLH	1.36	2.18	3.01	3.36	0.0236	1.0030
							tpHL	0.99	1.23	1.47	1.57	0.0069	0.8815
en_to_z	tpZH	1.55				2.37	3.20	3.55	0.0236	1.1930			
	tpZL	1.19				1.43	1.67	1.77	0.0069	1.0815			
	tpLZ	1.04				1.28	1.52	1.62	0.0069	0.9315			
	tpHZ	1.28				2.10	2.93	3.28	0.0236	0.9230			
tn_to_z	tpLZ	1.08				1.32	1.56	1.66	0.0069	0.9715			
	tpHZ	1.32				2.14	2.97	3.32	0.0236	0.9630			
	tpZH	1.66				2.48	3.31	3.66	0.0236	1.3030			
	tpZL	1.30				1.54	1.78	1.88	0.0069	1.1915			

5304804 0017312 692

5 V and 3.3 V I/O Macrocells

3.3 V I/Os 3-95

bt121**12 mA 3.3 V 3-State Output Buffer****AC Characteristics: (Cont.)**

VDD=5 V, Junction Temperature=25 degrees C, Capacitive Load includes package.

Process=Nominal. Values stated in nanoseconds.

Version	I/O Slots	Pads	Delay Path	Output	Capacitance Loads (pF)				Slope	Incpt
					15	50	85	100		
bt12rpl	3	1	a_to_z	tpLH	1.38	2.16	2.93	3.27	0.0222	1.0487
				tpHL	0.94	1.18	1.42	1.52	0.0069	0.8315
			en_to_z	tpZH	1.53	2.31	3.08	3.42	0.0222	1.1987
				tpZL	1.10	1.34	1.58	1.68	0.0069	0.9915
				tpLZ	1.20	1.44	1.68	1.78	0.0069	1.0915
				tpHZ	1.31	2.09	2.86	3.20	0.0222	0.9787
			tn_to_z	tpLZ	1.26	1.50	1.74	1.84	0.0069	1.1515
				tpHZ	1.37	2.15	2.92	3.26	0.0222	1.0387
				tpZH	1.64	2.42	3.19	3.53	0.0222	1.3087
				tpZL	1.21	1.45	1.69	1.79	0.0069	1.1015



Chapter 4

Logic Functions (Block Synthesis) and Memories (Memory Compiler)

This chapter lists logic functions available through the C-MDE Block Synthesis program and memories available through the C-MDE Memory Compiler program.

4.1 Logic Functions Available Through Block Synthesis

Block Synthesis is a design tool that automates the design, verification, and documentation of common logic functions.

Counters, registers, and multiplexers are examples of functions that are part of almost every digital system design. With Block Synthesis, optimized logic functions that are "right by construction" are automatically generated from user specifications. Table 4.1 lists Block Synthesis-generated logic functions: the variety of logic function, the bit width, and the available options.

Table 4.1
Block Synthesis-
Generated Logic
Functions

<i>Logic Function</i>	<i>Variety</i>	<i>Width (Bits)</i>	<i>Available Options</i>
Adders	Carry Select	1-64	Optimized for Speed/Gates Carry-in/Carry-out High-drive Output Pipelined with Choice of Flip-Flop
	Carry Look-Ahead	1-64	
	Carry-Skip	1-64	
	Ripple Carry	1-64	
	Advanced Parallel	1-512	

(Sheet 1 of 3)

*Table 4.1 (Cont.)
Block Synthesis-
Generated Logic
Functions*

<i>Logic Function</i>	<i>Variety</i>	<i>Width (Bits)</i>	<i>Available Options</i>
Counters	Ripple Binary	2-64	Clear Direct Set Direct Clear Direct, Count Enable Set Direct, Count Enable
	Johnson	2-64	Asynchronous Clear Asynchronous Set Synchronous Clear Count Enable
	Binary Up Binary Down Binary Up/Down	2-64	Asynchronous Clear Asynchronous Set Asynchronous Load Synchronous Clear Synchronous Set Synchronous Load Count Enable
	Shift	3-12	Asynchronous Clear Asynchronous Set Asynchronous Load Synchronous Clear Synchronous Set Synchronous Load Count Enable
	Gray Up Gray Down Gray Up/Down	4-32	Asynchronous Clear Asynchronous Set Synchronous Clear
Multiplexers	2-16	1-64	Invert/Normal Outputs Gated/Non-Gated Outputs Encoded/Decoded Selects Optimized for Speed/Gates
Incrementers Decrementers	Incrementer Decrementer Incrementer/Decrementer	1-64	Invert/Normal Outputs Gated/Non-Gated Outputs Optimized for Speed/Gates
Decoders	2-to-4 through 7-to-128		Invert/Normal Outputs Gated/Non-Gated Outputs High Drive Outputs

(Sheet 2 of 3)

5304804 0017315 3T1

Table 4.1 (Cont.)
Block Synthesis-
Generated Logic
Functions

Logic Function	Variety	Width (Bits)	Available Options
Shift Register		2-128	Asynchronous Clear Asynchronous Set Asynchronous Parallel Load Synchronous Clear Synchronous Set Synchronous Parallel Load Shift Enable Shift Left/Right
FT/FIFO Comparator	2-1024 Words	1-128	Block Layout or Not
		1-128	Invert/Normal Outputs Optimized for Speed/Gate High Drive Outputs Buffered/Unbuffered Inputs
BUFGEN	2-2048 Input UL	2-256 Fan-Outs	Invert/Normal Outputs
Multipliers	16 Multipliers 32 Addends for Sum-of-Product	128 x 128	Delay of Multiplicands Delay of Multipliers Delay of Addends Signed/Unsigned/Mixed-mode of any I/O 1 Pipeline with choice of Flip-Flop
JTAG	TAP Controller Instruction Register Device ID Registers		
Barrel Shifters	Logical Arithmetic Circular Logical/Arithmetic/Circular	128	Invert/Normal Outputs Left/Right - Left/Right Maximum Shift Positions
RAM-BIST	For all 1-Port RAMs		Number of Words Word Length Sub-word Length
ALU	74181	1-256	Optimized for Speed/Gates Buffered/Unbuffered Inputs/Outputs Optimized for Speed/Gates Buffered/Unbuffered Inputs/Outputs Carry-out Options Optimized for Speed/Gates RAM size (8-1024)
	ALU within the 2901	1-256	
	2901	4-128	Carry-out Options

(Sheet 3 of 3)

5304804 0017316 238

Logic Functions and Memories

Logic Functions Available Through Block Synthesis 4-3

**4.2
Memories
Available
Through Memory
Compiler**

Memory Compiler is a design tool that automatically generates application-specific single- or multi-port megacells—such as static RAMs, ROMs, FIFOs, and CAMs—for cell- and array-based designs. With Memory Compiler, the user can quickly and efficiently generate memories optimized for both speed and area. For example, RAM and ROM can be configured so as to eliminate unnecessary memory, require fewer buffers, and avoid inter-chip skew problems. Memory Compiler also creates data sheets for each megacell generated and logic and layout design files used for simulation, testing, and layout.

Table 4.2 shows the array-based megacells generated by Memory Compiler; Table 4.3 shows the cell-based megacells (cell-based compilers have bit/byte write options).

For more information contact your LSI Logic applications engineer.

*Table 4.2
Memory Compiler-
Generated
Array-Based
Megacells*

<i>Type</i>	<i>Description</i>	<i>Max. Configuration</i>	<i>Min. Configuration</i>	<i>Max Configuration Taa (ns)</i>	<i>DC Current (mA/bit)</i>
GA023	1-Port RAM - 1rw	64x32	8x4	5.43	0.0
GA024	1-Port RAM - 1rw	128x32	65x32	6.33	0.0
DM023	2-Port RAM - 1r1w	54x32	8x4	5.4	0.0
DM024	2-Port RAM - 1r1w	128x32	65x4	6.31	0.0
FDTRAM31	2-Port RAM - 1r1rw	64x32	8x4	5.1	0.0
FDTRAM32	2-Port RAM - 1r1rw	128x32	65x4	6.5	0.0
DS023	3-Port RAM - 2r1w	64x32	8x4	7.0	0.0
GA031	ROM	256x32	16x8	7.0	0.0
GA032	ROM	1Kx32	512x8	10.0	0.0

Table 4.3
Memory Compiler-
Generated
Cell-Based
Megacells

<i>Type</i>	<i>Description</i>	<i>Max Configuration</i>	<i>Min Configuration</i>	<i>Max Configuration Taa (ns)</i>	<i>DC Current (mA/bit)</i>
MG712	Low-Power 1-Port RAM - 1rw	1Kx72	16x2	6.3	0.0
MG702	Low-Power 2-Port RAM - 1r1w	1Kx72	8x1	9.56	0.0
MG704	Low-Power 3-Port RAM - 2r1w	1Kx72	8x1	9.7	0.0
MG707	Low-Power 4-Port RAM - 2r2w	256x72	4x2	7.8	0.0
MG714	High-Density 1-Port RAM - 1rw	2Kx36	32x8	7.1	2.0
MG705	High-Density 2-Port RAM - 2rw	2Kx24	16x2	6.8	7.0
MG722	Synchronous 1-Port RAM - 1rw	2Kx36	16x2	6.0	0.0
MG716	ROM	2Kx72	32x2	10.2	0.0
MG724	Delay Line Memory	2Kx36	16x4	2.0 ns ¹	0.0
MG732	RAM-Based FIFO	2Kx24	32x2	3.4	7.0
MG733	Low-Powqer RAM-Based FIFO	256x72	4x1	3.4	0.0

1. TACK = 2.0 ns (The falling edge of 2047 clock cycle to data output)

■ 5304804 0017318 000 ■

Chapter 5

Macrofunctions

This chapter contains a table of any available macrofunctions. The table shows the macrofunction names, industry standard names, short functional descriptions, gate counts, and cell unit counts (where applicable).

The table is divided into the following categories:

- Adders
- Buffers
- Clock Prescalers
- Comparators
- Counters
- Decoders
- JTAG
- Latches
- Multiplexers
- Parity Decoders
- Registers
- Synchronizers

<i>Name</i>	<i>Industry Standard Name</i>	<i>Description</i>	<i>Array-Based Gate Count</i>	<i>Cell-Based Gate Count</i>	<i>Cell-Based Cell Units</i>
Adders					
CLA1		Carry Look-Ahead for 4-Bit Adder	24	23	67
CLA2		Carry Look-Ahead for 4-Bit Adder	21	20	67
CLA2B		Carry Look-Ahead for 2 Blocks of Adders	7	5	16
CLA2BGP		CLA for 2 Blocks of Adders with Group G, P Outputs	14	10	36
CLA4B		Carry Look-Ahead for 4 Blocks of Adders	24	19	75
CLA4BGP		CLA for 4 Blocks of Adders with Group G, P Outputs	38	30	125
FA2	7482	2-Bit Binary Full Adder	20	18	52
FA4		4-Bit Binary Full Adder	50	41	146
FA4C		4-Bit CLA Adder with Carry Out	51	49	167
FA4GP		4-Bit CLA Adder with Group Generate/Propagate	63	61	210
FA8		8-Bit Carry Look-Ahead Adder	121	115	393
FA16		16-Bit Carry Look-Ahead Adder	277	251	872

(Sheet 1 of 8)

■ 5304804 0017319 T47 ■

Macrofunctions

<i>Name</i>	<i>Industry Standard Name</i>	<i>Description</i>	<i>Array-Based Gate Count</i>	<i>Cell-Based Gate Count</i>	<i>Cell-Based Cell Units</i>
FA32		32-Bit Carry Look-Ahead Adder	588	550	1908
FAS2		2-Bit Binary 25 Complement Full Adder, Subtractor	26	20	62
M82C	7482	2-Bit Binary Full Adder	20	20	48
Buffers					
M244C	74244	Dual 4-Bit 3-State Internal Buffer	36	26	88
Clock Prescalers					
PS2		Divide by 2 External Clock Prescaler	17	16	41
PS3		Divide by 3 External Clock Prescaler	25	24	61
PS4		Divide by 4 External Clock Prescaler	33	32	82
Comparators					
CMP4		4-Bit Equality Comparator	15	14	46
CMP8		8-Bit Equality Comparator	30	29	97
MAG2	1/2SN7485	2-Bit Expandable Magnitude Comparator	27	22	73
MAG2H		2-Bit Magnitude Comparator	22	17	59
MAG4		4-Bit Expandable Magnitude Comparator	50	44	151
M85C		4-Bit Expandable Magnitude Comparator	50	44	151
M85S	7485/74S85 74LS85	4-Bit Magnitude Comparator	42	40	156
M85L	74L85	4-Bit Magnitude Comparator	40	38	150
Counters - Binary					
CB4C		4-Bit Binary Up Counter with Synchronous Clear	50	44	131
CB5C		5-Bit Binary Up Counter with Synchronous Clear	64	57	173
CB6C		6-Bit Binary Up Counter with Synchronous Clear	78	70	212
CB7C		7-Bit Binary Up Counter with Synchronous Clear	96	84	256
CB8C		8-Bit Binary Up Counter with Synchronous Clear	113	98	298
CB9C		9-Bit Binary Up Counter with Synchronous Clear	131	112	347
CB10C		10-Bit Binary Up Counter with Synchronous Clear	147	127	393
CB4F		4-Bit Binary Up Counter with CD and SD	53	49	138
CB5F		5-Bit Binary Up Counter with CD and SD	72	63	180
CB6F		6-Bit Binary Up Counter with CD and SD	90	77	221
CB7F		7-Bit Binary Up Counter with CD and SD	108	92	266

(Sheet 2 of 8)

5304804 0017320 769

<i>Name</i>	<i>Industry Standard Name</i>	<i>Description</i>	<i>Array-Based Gate Count</i>	<i>Cell-Based Gate Count</i>	<i>Cell-Based Cell Units</i>
CB8F		8-Bit Binary Up Counter with CD and SD	127	107	309
CB9F		9-Bit Binary Up Counter with CD and SD	145	122	354
CB10F		10-Bit Binary Up Counter with CD and SD	163	138	401
CB41		4-Bit Binary Up Counter, Expandable with CD	62	54	150
CB42		4-Bit Binary Up Counter, Expandable, Synchronous Clear	62	58	166
CM3B		Mod-3 Binary Counter with CD	19	17	46
CM4B		Mod-4 Binary Counter with CD	19	18	46
CM5B		Mod-5 Binary Counter with CD	34	31	79
CM6B		Mod-6 Binary Counter with CD	33	31	81
CM7B		Mod-7 Binary Counter with CD	37	34	89
CM8B		Mod-8 Binary Counter with CD	29	29	75
CM9B		Mod-9 Binary Counter with CD	47	43	109
CM10B		Mod-10 Binary Counter with CD	45	42	109
CM11B		Mod-11 Binary Counter with CD	49	45	117
CM12B		Mod-12 Binary Counter with CD	46	42	107
CM13B		Mod-13 Binary Counter with CD	50	46	119
CM14B		Mod-14 Binary Counter with CD	49	45	114
CM15B		Mod-15 Binary Counter with CD	52	48	128
CM16B		Mod-16 Binary Counter with CD	44	41	105
CM17B		Mod-17 Binary Counter with CD	61	56	141
M160C	74160	4-Bit Binary Counter, Synchronous Load, Asynch. Clear	80	66	197
M160D	74160	4-Bit Binary Counter, Synchronous Load, Asynch. Clear	76	72	219
M161C	74161	4-Bit Binary Counter, Synchronous Load, Asynch. Clear	70	63	186
M161D	74161	4-Bit Binary Counter, Synchronous Load, Asynch. Clear	70	68	210
M162C	74162	4-Bit Binary Counter, Synchronous Load, Synch. Clear	78	64	200
M162D	74162	4-Bit Binary Counter, Synchronous Load, Synch. Clear	74	71	222
M163C	74163	4-Bit Counter, Expandable, Synch. Load, Synch. Clear	78	63	190
M163D	74163	4-Bit Counter, Expandable, Synch. Load, Synch. Clear	72	69	215
M163F	74163	4-Bit Fast Binary Counter, Expandable, Synch. Load/Clear	115	104	296
M169C	74169	4-Bit Up/Down Counter, Expandable, Synch. Load	77	71	209

(Sheet 3 of 8)

■ 5304804 0017321 6T5 ■

Macrofunctions

10/94

Copyright © 1992, 1993, 1994 by LSI Logic Corp. All rights reserved.

<i>Name</i>	<i>Industry Standard Name</i>	<i>Description</i>	<i>Array- Based Gate Count</i>	<i>Cell- Based Gate Count</i>	<i>Cell- Based Cell Units</i>
Counters - Gray Code					
C2G		Mod-4 Gray Code Counter with CD	20	16	42
C3G		Mod-8 Gray Code Counter with CD	34	31	84
C4G		Mod-16 Gray Code Counter with CD	56	52	140
C5G		Mod-32 Gray Code Counter with CD	70	67	186
C6G		Mod-64 Gray Code Counter with CD	84	79	212
C7G		Mod-28 Gray Code Counter with CD	100	91	241
C8G		Mod-256 Gray Code Counter with CD	115	104	275
Counters - Johnson					
CM4J		Mod-4 Johnson Counter with CD	18	16	42
CM6J		Mod-6 Johnson Counter with CD	27	24	63
CM8J		Mod-8 Johnson Counter with CD	36	32	84
CM10J		Mod-10 Johnson Counter with CD	45	40	105
CM12J		Mod-12 Johnson Counter with CD	54	48	126
CM14J		Mod-14 Johnson Counter with CD	63	56	147
CM16J		Mod-16 Johnson Counter with CD	72	64	168
Counters - Shift					
CM5SR		Mod-5 Shift Counter with CD	28	25	67
CM8SR		Mod-8 Shift Counter with CD	31	28	76
CM9SR		Mod-9 Shift Counter with CD	40	36	98
CM10SR		Mod-10 Shift Counter with CD	42	38	103
CM12SR		Mod-12 Shift Counter with CD	41	37	97
Counters - Up/Down					
CUD41		4-Bit Up/Down Counter with CD	72	65	191
CUD42		4-Bit Up/Down Counter with Asynch. Load Clear	92	83	258
Decoders					
D24GH		Gated 2-to-4 Decoder, Outputs High	15	10	34
D24GL		Gated 2-to-4 Decoder, Outputs Low	16	10	34
D24H		2-to-4 Decoder, Outputs High	10	6	26
D24L		2-to-4 Decoder, Outputs Low	10	6	26
D38GH		Gated 3-to-8 Decoder, Outputs High	32	19	89

(Sheet 4 of 8)

5304804 0017322 531

<i>Name</i>	<i>Industry Standard Name</i>	<i>Description</i>	<i>Array-Based Gate Count</i>	<i>Cell-Based Gate Count</i>	<i>Cell-Based Cell Units</i>
D38GL		Gated 3-to-8 Decoder, Outputs Low	38	19	89
D38H		3-to-8 Decoder, Outputs High	27	19	65
D38L		3-to-8 Decoder, Outputs Low	30	19	65
D410H		4-to-10 Decoder, Outputs High	38	24	112
D410L		4-to-10 Decoder, Outputs Low	49	24	113
M42	7442	4-to-10 Decoder, Outputs Low	44	27	98
M138D	74138	Gated 3-to-8 Decoder, Outputs Low	42	24	106
DM6JH		Decoder for Mod-6 Johnson Counter, Outputs High	12	6	30
DM6JL		Decoder for Mod-6 Johnson Counter, Outputs Low	12	6	30
DM8JH		Decoder for Mod-8 Johnson Counter, Outputs High	16	8	40
DM8JL		Decoder for Mod-8 Johnson Counter, Outputs Low	16	8	40
DM10JH		Decoder for Mod-10 Johnson Counter, Outputs High	20	10	50
DM10JL		Decoder for Mod-10 Johnson Counter, Outputs Low	20	10	50
DM12JH		Decoder for Mod-12 Johnson Counter, Outputs High	24	12	60
DM12JL		Decoder for Mod-12 Johnson Counter, Outputs Low	24	12	60
DM14JH		Decoder for Mod-14 Johnson Counter, Outputs High	28	14	70
DM14JL		Decoder for Mod-14 Johnson Counter, Outputs Low	28	14	70
DM16JH		Decoder for Mod-16 Johnson Counter, Outputs High	32	16	80
DM16JL		Decoder for Mod-16 Johnson Counter, Outputs Low	32	16	80
JTAG					
TAPC_D6		JTAG TAP Controller	210	181	462
TAPDC1		JTAG TAP Instruction Decoder 1	15	7	22
Latches					
L3X8		8-Bit Gated Latch with CD	48	40	128
L4		4-Bit Gated Latch	24	20	52
L8		8-Bit Gated Latch	48	40	104
Multiplexers					
M150C	74150	16-to-1 Inverting MUX with Gated Outputs	31	36	132
M151C	74151	8-to-1 MUX with Gated Outputs	16	19	69
M152C	74152	8-to-1 Inverting MUX	13	17	60
M153C	74L5152	Gate Dual 4-Input MUX	18	14	44

(Sheet 5 of 8)

5304804 0017323 478

Macrofunctions

10/94

Copyright © 1992, 1993, 1994 by LSI Logic Corp. All rights reserved.

<i>Name</i>	<i>Industry Standard Name</i>	<i>Description</i>	<i>Array-Based Gate Count</i>	<i>Cell-Based Gate Count</i>	<i>Cell-Based Cell Units</i>
M157C	74157	Quad 2-to-1 Non-Inverting MUX, Gated Outputs	18	13	47
M158C	74158	Quad 2-to-1 Inverting MUX, Gated Outputs	22	11	49
MUX41GH		4-Bit Non-Inverting MUX, Gate	9	8	23
MUX41H		4-Bit Non-Inverting MUX	7	6	17
MUX41L		4-Bit Inverting MUX	7	7	19
MUX52H		Dual 5-Bit Non-Inverting MUX	20	19	50
MUX54H		Quad 5-Bit Non-Inverting MUX	44	35	94
MUX61H		Quad 6-Bit Non-Inverting MUX	14	12	31
MUX62H		Dual 6-Bit Non-Inverting MUX	28	21	56
MUX64H		Quad 6-Bit Non-Inverting MUX	56	39	107
MUX71H		7-Bit Non-Inverting MUX	15	14	38
MUX72H		Dual 7-Bit Non-Inverting MUX	30	25	70
MUX74H		Quad 7-Bit Non-Inverting MUX	48	47	135
MUX81H		8-Bit Non-Inverting MUX	15	14	48
MUX22H		Dual 2-to-1 Non-Inverting MUX	8	7	27
MUX24H		Quad 2-to-1 Non-Inverting MUX	16	13	51
MUX24L		Quad 2-to-1 Inverting MUX	9	9	39
MUX31H		3-to-1 Non-Inverting MUX	8	7	20
MUX31L		3-to-1 Inverting MUX	8	8	23
MUX32H		Dual 3-to-1 Non-Inverting MUX	12	13	37
MUX34H		Quad 3-to-1 Non-Inverting MUX	22	26	74
MUX42H		Dual 4-to-1 Non-Inverting MUX	14	12	32
MUX44H		Quad 4-to-1 Non-Inverting MUX	24	24	64
MUX51H		5-to-1 Non-Inverting MUX	10	11	27
MUX51L		5-to-1 Inverting MUX	10	9	28
MUX61L		6-to-1 Inverting MUX	14	14	48
MUX71L		7-to-1 Inverting MUX	6	16	57
MUX82H		Dual 8-to-1 Non-Inverting MUX	30	28	80
MUX84H		Quad 8-to-1 Non-Inverting MUX	60	56	160
Parity Detectors					
PAR8		8-Bit Odd Parity Detector	24	21	64
PAR9		9-Bit Odd Parity Detector	28	24	80

(Sheet 6 of 8)

5304804 0017324 304

<i>Name</i>	<i>Industry Standard Name</i>	<i>Description</i>	<i>Array-Based Gate Count</i>	<i>Cell-Based Gate Count</i>	<i>Cell-Based Cell Units</i>
Registers					
C3LSR		Mod-7 Linear Feedback Shift Register	29	26	67
C4LSR		Mod-15 Linear Feedback Shift Register	38	34	88
C5LSR		Mod-31 Linear Feedback Shift Register	48	43	114
C6LSR		Mod-63 Linear Feedback Shift Register	56	50	130
C7LSR		Mod-127 Linear Feedback Shift Register	65	58	151
C8LSR		Mod-255 Linear Feedback Shift Register	80	72	190
C9LSR		Mod-511 Linear Feedback Shift Register	84	75	197
C10LSR		Mod-1023 Linear Feedback Shift Register	93	83	219
C11LSR		Mod-2047 Linear Feedback Shift Register	102	91	240
C12LSR		Mod-4095 Linear Feedback Shift Register	117	105	280
C13LSR		Mod-8191 Linear Feedback Shift Register	126	113	301
C14LSR		Mod-16383 Linear Feedback Shift Register	135	121	322
C15LSR		Mod-32767 Linear Feedback Shift Register	138	123	324
C16LSR		Mod-65535 Linear Feedback Shift Register	153	137	364
C17LSR		Mod-131071 Linear Feedback Shift Register	156	139	366
C18LSR		Mod-262143 Linear Feedback Shift Register	165	147	387
C19LSR		Mod-524287 Linear Feedback Shift Register	180	161	427
C20LSR		Mod-1048575 Linear Feedback Shift Register	183	163	429
MR41		4-Bit Register with 2-Bit Multiplexed Inputs	40	37	103
MR42		4-Bit Register with 2-Bit Multiplexed Inputs and CD	44	41	111
MR43		4-Bit Register with 2-Bit MUXED Inputs & Synch. Clear	45	39	113
MR44		4-Bit Register with 2-Bit MUXED Inputs & Synch. Clear	49	43	121
MR81		8-Bit Register with 2-Bit Multiplexed Inputs	80	73	204
MR82		8-Bit Register with 2-Bit Multiplexed Inputs and CD	88	81	220
Other Registers					
R41		4-Bit Data Register	32	28	72
R42		4-Bit Data Register, Clear Direct	36	32	84
R81		8-Bit Data Register	64	56	144
R82		8-Bit Data Register, Clear Direct	80	64	168
SR41		4-Bit Shift Register	32	28	72

(Sheet 7 of 8)

■ 5304804 0017325 240 ■

Macrofunctions

10/94

Copyright © 1992, 1993, 1994 by LSI Logic Corp. All rights reserved.

<i>Name</i>	<i>Industry Standard Name</i>	<i>Description</i>	<i>Array- Based Gate Count</i>	<i>Cell- Based Gate Count</i>	<i>Cell- Based Cell Units</i>
SR42		4-Bit Shift Register, Clear Direct	40	32	84
SR43		4-Bit Shift Register, Set Direct	36	32	80
SR44		4-Bit Shift Register, Sync. Parallel Load	42	38	96
SR45		4-Bit Shift Register, Sync. Parallel Load and Clear	45	39	104
SR46		4-Bit Shift Register, Async. Parallel Load	52	48	124
SR47		4-Bit Shift Register, Sync. Clear	36	32	84
Synchronizers					
SYNC01		Synchronizer for Asynchronous 0-to-1	16	15	39
SYNC10		Synchronizer for Asynchronous 1-to-0	16	15	39

(Sheet 8 of 8)

5304804 0017326 187

Chapter 6

System Building Blocks and CoreWare™ Microprocessors

By using system building blocks in a single-chip system, you can get to market faster than your competitors—and with a better solution. A single-chip system can offer the following advantages:

- shortened signal paths that reduce wire delays, allow higher clock frequencies, and save power
- increased functional density and reliability
- reduced costs
- better protection for your intellectual property

This chapter lists system building blocks and CoreWare microprocessors available at LSI Logic in the following four main sections:

- **Industry Standard Peripheral Megafunctions**

Megafunctions can be combined on a chip with CoreWare microprocessors to form efficient high-performance systems. The number of megafunctions that can be combined on any one chip is determined by the size of the die chosen and the efficiency of the layout.

- **Industry Standard Microcontrollers**

System architectures of various widths can be constructed from the 4- through 32-bit microcontroller slices.

- **Arithmetic Elements**

These arithmetic elements can be the key building block of an ASIC device dedicated to a specific arithmetic operation, or they can be added as support for a microprocessor-based ASIC design.

- **CoreWare Microprocessors**

High-performance CoreWare building blocks are fully supported for use in the LSI Logic silicon development environment.

For information and availability on the system building blocks and CoreWare listed in this chapter, contact your LSI Logic sales representative.

**6.1
Industry
Standard
Peripheral
Megafunctions**

Table 6.1 lists by standard part number, computer, microprocessor, and embedded systems peripheral building blocks that are available as soft-coded (netlist format) cells.

*Table 6.1
Industry Standard
Peripheral
Megafunctions*

<i>Industry- Standard Part Number</i>	<i>Description</i>	<i>LSI Logic Number</i>
6402	UART	Y4020
6845	CRT Controller	M8450
6850	UART	M8500
6850+	UART with Differential Control	M8501
6854	Data Link (HDLC/SDLC) Controller	M8540
8237	4-channel 8-bit Multimode DMA Controller	I2370
8251	USART	I2511
8253	Three Programmable 16-bit Binary and BCD Counters	I2530
8254	Three Programmable 16-bit Binary and BCD Counters	I2540
8255	8-bit Bidirectional 2-Port Parallel Interface, with Handshake	I2550
8255	8-bit Bidirectional 3-Port Parallel Interface	I2551
8259	8-input Cascadable Priority Interrupt Control	I2590
8259+	8-input Cascadable Priority Interrupt Control (8086 mode only)	I2591
8284	Clock Generator/Driver for the 8085 and 8086 Microprocessors	I2840
8288	Bus Controller for the 8085 and 8086 Microprocessors	I2880
8530	Serial Communications Controller (SCC/USART)	Y5300
16450	Async Communications Element, Modem Interface	N0450
16550	Async Communications Element, Modem Interface	N0550
82284	Clock Generator/Driver for the 80286 Microprocessor	IB840
82288	Bus Controller for the 80286	IB880
MC146818	Real Time (time-of-day) Clock	Y8180
MC146818	Real Time (time-of-day) Clock (RAM-less version)	Y8181

**6.2
Industry
Standard
Microcontrollers**

Table 6.2 lists elements that are architecturally-enhanced CMOS versions of:

- 8-bit microcontroller products
- TTL 2900, 29100, and 29500 bit-slice microcontroller products

*Table 6.2
Industry Standard
Microcontrollers*

<i>Industry Standard Part Number</i>	<i>Size</i>	<i>Description</i>	<i>Gate Count</i>	<i>LSI Logic Number</i>
8031	8-bit	Microcontroller	14569	IO310
8051	8-bit	Microcontroller	19542	IO510
8042	8-bit	Keyboard Controller	11954	IO420
2901	4-bit	Cascadable Microcontroller	764	A0010
2903	4-bit	Cascadable Microcontroller	919	A0030
29203	4-bit	Cascadable Microcontroller with BCD Support	1717	A2030
2901	8-bit	with 16x8 RAM	946	A0014
29501	8-bit	Cascadable Multiport Pipeline Processor	1479	A5010
29501	8-bit	with ALU MSB Output	1481	A5011
29501	8-bit	with Scan Path to Internal Registers	1530	A5012
29101	16-bit	Microcontroller	2259	A0012
2901	16-bit	with 32x16 RAM	3435	A0015
29117	16-bit	Microcontroller	4391	A1170
29117	32-bit	Microcontroller	7381	A1171
2909	4-bit	Microprogram Sequencer (Cascadable to 12 bits)	346	A0090
2911	4-bit	Microprogram Sequencer (Cascadable to 12 bits)	347	A0110
2910	12-bit	Microprogram Controller/ Sequencer (5-deep stack)	1182	A0100
2910A	12-bit	Microprogram Controller/Sequencer (9-deep stack)	1557	A0102
2910	16-bit	Microprogram Controller/Sequencer (5-deep stack)	1492	A0101
2904		Status and Shift Control Unit	504	A0040
2914		Vectored Priority Interrupt Controller	653	A0140
2930	4-bit	Cascadable Program Control Unit	1014	A0300
2942		DMA Address Generator, Timer/Counter	904	A0421

(Sheet 1 of 2)

5304804 0017329 996

*Table 6.2 (Cont.)
Industry Standard
Microcontrollers*

<i>Industry Standard Part Number</i>	<i>Size</i>	<i>Description</i>	<i>Gate Count</i>	<i>LSI Logic Number</i>
2960	16-bit	Error Detection/Correction Controller	694	A0601
2960	32-bit	Error Detection/Correction Controller	1295	A0602
2960	64-bit	Error Detection/Correction Controller	2379	A0603
2964		64K-bit Dynamic RAM Controller	276	A0640
29368		1M-bits DRAM Controller/Driver	679	A3680

(Sheet 2 of 2)

6.3 Arithmetic Elements

Tables 6.3 through 6.12 list elements that implement industry-standard TTL or ECL arithmetic functions. These megafunctions are available in a mixture of hard-coded (metal) and soft-coded (netlist format) cells.

*Table 6.3
Arithmetic Logic Units*

<i>Industry-Standard Part Number</i>	<i>Size</i>	<i>Description</i>	<i>Gate Count</i>	<i>LSI Logic Number</i>
74181	4-bit	Cascadable ALU	125	T1810
100181	4-bit	Cascadable ALU with BCD Support	163	B1010
74181	16-bit	ALU using Carry-Lookahead	538	T1811
74181	16-bit	ALU using Carry-Select Adder for A=B output	666	T1814
100181	16-bit	ALU with BCD Support	733	B1020
	16-bit	ALU (A=B,A-B,A=1,A-1,A=2,A)	407	B1040
	16-bit	ALU (A=B,A-B,A=1,A-1,A)	404	B1050
74181	32-bit	ALU using Carry-Lookahead	1089	T1812
74181	32-bit	ALU using Carry-Select Adder for A=B Output	1339	T1813
74181	32-bit	ALU using Carry-Select Adder with carry-out every 4 bits	1346	T1815

Table 6.4
Adders

<i>Size</i>	<i>Description</i>	<i>Gate Count</i>	<i>LSI Logic Number</i>
2-bit	7482 Binary Full Adder	20	FA2
4-bit	Binary Full Adder	50	FA4
4-bit	Carry-Lookahead Adder with Carry-out	51	FA4C
4-bit	Carry-Lookahead Adder with Group Generate and Propagate	63	FA4GP
8-bit	Carry-Lookahead Adder	121	FA8
16-bit	Carry-Lookahead Adder	277	FA16
16-bit	Carry-Select Adder	287	B0220
16-bit	3-Port Carry-Select Adder	450	B0600
16-bit	3-Port Adder	400	B0601
32-bit	Carry-Select Adder	643	B0230
32-bit	Carry-Select Adder with Carry-out every 4 bits	650	B0231
32-bit	Carry-Lookahead Adder	588	FA32
32-bit	Carry-Lookahead Adder with BCD Support	851	B0232
32-bit	3-Port Carry-Select Adder	904	B0610
32-bit	3-Port Adder with One 12-bit Port MSB-aligned	860	B0611
32-bit	3-Port Adder with One 12-bit Port LSB-aligned	860	B0612

Table 6.5
Comparators

<i>Size</i>	<i>Description</i>	<i>Gate Count</i>	<i>LSI Logic Number</i>
4-bit	Equality Comparator	15	CMP4
8-bit	Equality Comparator	30	CMP8
4-bit	7485 Magnitude Comparator	42	M85S
4-bit	Expandable Magnitude Comparator	50	M85C
16-bit	Magnitude Comparator	162	C2100
32-bit	Magnitude Comparator	334	C2200

Table 6.6
Divider Circuit

<i>Size</i>	<i>Description</i>	<i>Gate Count</i>	<i>LSI Logic Number</i>
16-bit	Divider (16-bit Fraction)/(16-bit Fraction)	1155	B4000

5304804 0017331 544

Table 6.7
Mixed-Mode
Multipliers

<i>Size</i>	<i>Description</i>	<i>Gate Count</i>	<i>LSI Logic Number</i>
6x4	Multiplier	316	B2150
8x6	Multiplier	524	B2090
8x8	Multiplier, 17-bit Result	655	B2001
12x6	Multiplier	771	B2070
12x12	Multiplier	1236	B2013
13x12	Multiplier, Rounding at bit 12	1305	B2120
13x14	Multiplier	1506	B2110
13x18	Multiplier	1874	B2100
16x8	Multiplier	1230	B2060
16x12	Multiplier, 1-stage Pipeline	2159	B2430
16x16	Multiplier	1965	B2023
16x16	Multiplier, Rounding at LSB 15	2742	B2021
16x16	Multiplier, 1-stage Pipeline	2278	B2403
16x16	Multiplier, 1-stage Pipeline, Scan Test	3289	B2400
24x24	Multiplier	5601	B2130
24x24	Multiplier, 1-stage Pipeline	5279	B2410
25x4	Multiplier	1540	B2040
25x16	Multiplier	4740	B2050
32x32	Multiplier, 1-stage Pipeline	7125	B2440
55x56	Multiplier	29140	B2080

Table 6.8
Mixed-Mode
Multiplier
Accumulators
(MACS)

<i>Size</i>	<i>Description</i>	<i>Gate Count</i>	<i>LSI Logic Number</i>
6x6	MAC, 18-bit Addend	570	B2230
12x8	MAC, 23-bit Addend	981	B2220
13x12	MAC, 27-bit Addend	2536	B2280
16x14	MAC, 35-bit Addend	1837	B2250
16x16	MAC, 32-bit Addend, 34-bit Result	2446	B2210
16x16	MAC, 32-bit Addend, 35-bit Result	2452	B2211
16x16	MAC, 36-bit Addend	2127	B2212
16x16	MAC, 36-bit Addend, 38-bit Result	2524	B2700
19x16	MAC, 35-bit Addend	2379	B2240
32x8	MAC, 40-bit Addend, 1-stage Pipeline, Scan Test	3550	B2600
32x32	MAC, 65-bit Addend, 1-stage Pipeline	7504	B2710

■ 5304804 0017332 480 ■

Table 6.9
Two's-Complement Multipliers

<i>Size</i>	<i>Description</i>	<i>Gate Count</i>	<i>LSI Logic Number</i>
8x8	Two's-Complement Multiplier	584	B2000
10x9	Two's-Complement Multiplier	853	B2190
12x12	Two's-Complement Multiplier	1224	B2010
12x12	Two's-Complement Multiplier, 1-stage Pipeline	1355	B2420
16x16	Two's-Complement Multiplier	2099	B2020
16x16	Two's-Complement Multiplier, 1-stage Pipeline	2605	B2401
16x16	Two's-Complement Multiplier, 1-stage Pipeline, CS	2741	B2402
18x18	Two's-Complement Multiplier	2433	B2030
32x16	Two's-Complement Multiplier, 1-stage Pipeline	4959	B2460
32x32	Two's-Complement Multiplier	8532	B2140
32x32	Two's-Complement Multiplier, 1-stage Pipeline	9363	B2441

Table 6.10
Two's-Complement Multiplier-Accumulators

<i>Size</i>	<i>Description</i>	<i>Gate Count</i>	<i>LSI Logic Number</i>
12x12	2's-Comp. MAC, 27-bit Addend	1352	B2200
24x24	2's-Comp. MAC, with Subtractor, Rounding at bit 22	5754	B2260
32x16	2's-Comp. MAC, 48-bit Addend	4856	B2270

Table 6.11
Special Purpose Multipliers

<i>Size</i>	<i>Description</i>	<i>Gate Count</i>	<i>LSI Logic Number</i>
8x8	Signed Multiplier	673	B2002
9x9	Signed Multiplier	812	B2180
9x10	Signed Multiplier	905	B2170
12x12	Unsigned Multiplier	1245	B2011
4-bit	$A \cdot B = C \cdot D$ 2's-Complement Multiplier Adder	319	B2800
12-bit	$A \cdot B = C \cdot D$ 2's-Complement Multiplier Adder	2829	B2810

Table 6.12
Shifter Circuits

<i>Size</i>	<i>Description</i>	<i>Gates</i>	<i>Cell ID</i>
8-bit	Barrel Shifter, Out-of-phase Outputs	71	C1000
8-bit	Barrel Shifter, In-phase Outputs	55	C1001
16-bit	Barrel Shifter, In-phase Outputs	124	C1010
32-bit	Barrel Shifter, Out-of-phase Outputs	291	C1020
32-bit	Arithmetic Shifter, Sign Extend, L/R Shift, 0/1 Fill (max shift =31)	442	C1120
40-bit	Arithmetic Shifter, Sign Extend (max shift =15)	385	C1100
40-bit	Arithmetic Shifter, Left Shift, 0/1 Fill (max shift =31)	476	C1102
40-bit	Arithmetic Shifter, Sign Extend, L/R Shift, 0/1 Fill (max shift =31)	689	C1101
64-bit	Arithmetic Shifter, L/R Shift, 0 Fill	957	C1110

6.4
CoreWare
Microprocessors

Table 6.13 lists the high-performance CoreWare building blocks that LSI Logic provides for system-on-silicon design implementation.

They include simulation models with timing information so that designers can accurately simulate device performance and trade off various implementation options, and they include test vectors for device verification and testing.

*Table 6.13
CoreWare Building
Blocks*

<i>LSI Logic Number</i>	<i>Description</i>	<i>Equivalent Gate Count</i>
Microprocessors		
CW33000	MIPS Embedded Processor CPU Only Version	35K + 32x32 Register File + 5K RAM 25K + 32x32 Register File
CW803	SPARC 32-bit RSIC Embedded Processor, 56 General Purpose Registers	20K + 56x32 Register File
CW807	SPARC 32-bit RSIC Embedded Processor, 120 General Purpose Registers	20K + 120x32 Register File
Floating-Point Processors		
FALU32	Non-Pipelined 32-bit ALU	8K
FMPY32	Non-Pipelined 32-bit Multiplier	8K
FALU32P	Pipelined 32-bit ALU	14K
FMPY32P	Pipelined 32-bit Multiplier	9K
FDIV32P	Pipelined 32-bit Divider	14.5K
FALU64	Non-Pipelined 64-bit ALU	20K
FMPY64	Non-Pipelined 64-bit Multiplier	23K
Image Compression		
CW702	JPEG Image Compression Engine	23K
Error Correction		
CW7100	Reed-Solomon CODECs	Dependent on Symbol Size and Redundancy
High-Bandwidth Interconnect		
CW1596	Scalable Coherent Interfaces (SCI)	70K

5304804 0017335 19T