

MITSUBISHI MICROCOMPUTERS  
**M37266ME-XXXSP**  
**M37266EE-XXXSP, M37266EESP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER  
 and ON-SCREEN DISPLAY CONTROLLER

**DESCRIPTION**

The M37266ME-XXXSP is a single-chip microcomputer designed with CMOS silicon gate technology. It is housed in a 64-pin shrink plastic molded DIP.

In addition to their simple instruction sets, the ROM, RAM, and I/O addresses are placed on the same memory map to enable easy programming.

The M37266ME-XXXSP has a OSD display function, a data slicer function, so it is useful for a channel selection system for TV with a closed caption decoder. The features of the M37266EE-XXXSP and the M37266EESP are similar to those of the M37266ME-XXXSP except that these chips have a built-in PROM which can be written electrically. Accordingly, the following descriptions will be for the M37266ME-XXXSP unless otherwise noted.

**FEATURES**

- Number of basic instructions ..... 71
- Memory size ROM ..... 56K bytes
- RAM ..... 1536 bytes
- ROM for display ..... 4864 bytes
- RAM for display ..... 272 bytes
- The minimum instruction execution time ..... 0.5μs (at 8MHz oscillation frequency)
- Power source voltage ..... 5V ± 10%
- Subroutine nesting ..... 96 levels (Max.)
- Interrupts ..... 16 types, 15 vectors
- 8-bit timers ..... 6
- Programmable I/O ports (Ports P0, P1, P2, P30, P31) ..... 26
- Input ports (Ports P40-P46, P63, P64) ..... 9
- Output ports (Ports P32, P47, P5, P60-P62, P65-P67) ..... 16
- 12V withstand ports ..... 10
- LED drive ports ..... 2
- Serial I/O ..... 8-bit × 1 channel
- Multi-master I<sup>2</sup>C-BUS interface ..... 1
- PWM output circuit ..... 8-bit × 10
- A-D comparator (5-bit resolution ) ..... 4 channels
- Interrupt interval determination circuit ..... 1
- Power dissipation
  - In high-speed mode ..... 165mW  
(at 5.5V power source voltage, 8MHz oscillation frequency, CRT on, and Data slicer on)
  - In low-speed mode ..... 0.33mW  
(at 5.5V power source voltage and 32 kHz oscillation frequency)
- Data slicer

• CRT display function

- Display characters ..... 34 characters × 4 lines  
(16 lines max.)
- Dot structure ..... CCD mode : 8 × 13 dots  
CSD mode : 8 × 10dots  
(Character part : 8 × 10 dots in both mode)
- Character kinds ..... 256 kinds
- Character size ..... 5 kinds  
(minimum dot width is 1/2 scanning line)
- Character color kinds (It can be specified by the character)  
max. 7 kinds (R, G, B)
- Character background color (It can be specified by the screen,  
switching to character color is possible)  
max. 7 kinds (R, G, B)
- Raster color (maximum 7 kinds)
- 2 blanking output (OUT 1, OUT 2)
- Display layout
  - Horizontal ..... 128 levels
  - Vertical ..... 512 levels
- Attribute (Italic, underline, flash)
- Simultaneous display of caption and channel selection
- Smoth Roll-up
- Mixing
- Text display ..... 15 lines

**APPLICATION**

TV included a closed caption decoder


6249828 0025731 99T



**M37266ME-XXXSP**  
**M37266EE-XXXSP, M37266EESP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER  
 and ON-SCREEN DISPLAY CONTROLLER


**PIN CONFIGURATION (TOP VIEW)**



**Outline 64P4B**

**M37266ME-XXXSP**  
**M37266EE-XXXSP, M37266EESP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER



**FUNCTIONAL BLOCK DIAGRAM of M37266ME-XXXSP**

Notes 1: M37266EE-XXXSP and M37266EESP are 1536 bytes.  
 2: M37266EE-XXXSP and M37266EESP are 57344 bytes.

6249828 0025733 762



**M37266ME-XXXSP**  
**M37266EE-XXXSP, M37266EESP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER  
 and ON-SCREEN DISPLAY CONTROLLER

**FUNCTIONS**

Parameter			Functions	
Number of basic instructions			71	
Instruction execution time			0.5 $\mu$ s (The minimum instruction execution time, at 8MHz oscillation frequency)	
Clock frequency			8MHz (maximum)	
Memory size	ROM		56K bytes	
	RAM		1536 bytes	
	CRT ROM		4864 bytes	
	CRT RAM		272 bytes	
Input/Output ports	P00-P02, P04-P07	I/O	7-bit $\times$ 1 (N-channel open-drain output, can be used as PWM output pins)	
	P03	I/O	1-bit $\times$ 1 (CMOS 3-state output)	
	P10, P15-P17	I/O	4-bit $\times$ 1 (CMOS 3-state output, can be used as color signal output pin and serial I/O input pin)	
	P11-P14	I/O	4-bit $\times$ 1 (N-channel open-drain output, can be used as multi-master I <sup>2</sup> C BUS interface ports)	
	P2	I/O	8-bit $\times$ 1 (CMOS 3-state output, can be used as A-D input pin)	
	P30, P31	I/O	2-bit $\times$ 1 (CMOS 3-state output)	
	P32	Output	1-bit $\times$ 1 (N-channel open-drain output)	
	P40-P46	Input	7-bit $\times$ 1 (can be used as A-D input pin, mixing input pins, INT pins, timer input pins, serial I/O pins)	
	P47	Output	1-bit $\times$ 1 (N-channel open-drain output, can be used as PWM output pin)	
	P50, P51, P56, P57	Output	4-bit $\times$ 1 (N-channel open-drain output, can be used as PWM output pin)	
	P52-P55	Output	4-bit $\times$ 1 (CMOS 3-state output, can be used as color signal output pins)	
	P60-P62, P65-P67	Output	6-bit $\times$ 1 (N-channel open-drain output)	
P63, P64	Input	2-bit $\times$ 1 (Sub-clock I/O pins, CRT display clock I/O pins)		
Serial I/O			8-bit $\times$ 1	
Multi-master I <sup>2</sup> C BUS interface			1	
Timers			8-bit timer $\times$ 6	
Subroutine nesting			96 levels (maximum)	
Interrupt			External interrupt $\times$ 2, Internal timer interrupt $\times$ 5, Serial I/O interrupt $\times$ 1, CRT interrupt $\times$ 1, Multi-master I <sup>2</sup> C BUS interface interrupt $\times$ 1, Data slicer interrupt $\times$ 1, f(XIN)/4092 interrupt $\times$ 1, VSYNC interrupt $\times$ 1, BRK instruction interrupt $\times$ 1	
Clock generating circuit			2 built-in circuits (externally connected a ceramic resonator or a quartz-crystal oscillator)	
Data slicer			Built in	
Power source voltage			5V $\pm$ 10%	
Power dissipation	In high-speed mode	CRT ON	Data slicer ON	165 mW typ. (at oscillation frequency f <sub>CPU</sub> = 8 MHz, f <sub>CRT</sub> = 13 MHz)
		CRT OFF	Data slicer OFF	82.5 mW typ. (at oscillation frequency f <sub>CPU</sub> = 8 MHz)
	In low-speed mode	CRT OFF	Data slicer OFF	0.33 mW typ. (at oscillation frequency f <sub>CLK</sub> = 32 kHz, f(XIN) = stopped)
		In stop mode		0.055 mW max.
Operating temperature range			-10 to 70°C	
Device structure			CMOS silicon gate process	
Package			64-pin shrink plastic molded DIP	
CRT display function	Number of character		34 characters $\times$ 4 lines (maximum 16 lines by software)	
	Character dot construction		8 $\times$ 13 dots (character part : 8 $\times$ 10 dots)	
	Kinds of characters		256 kinds	
	Character size		5 kinds	
	Kinds of color		Maximum 7 kinds (R, G, B)	
Display position (horizontal, vertical)			128 levels (horizontal) $\times$ 512 levels (vertical)	

6249828 0025734 6T9

**M37266ME-XXXSP**  
**M37266EE-XXXSP, M37266EESP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

**PIN DESCRIPTION**

Pin	Name	Input/ Output	Name
Vcc, AVcc, Vss.	Power source		Apply voltage of 5 V ± 10 % to Vcc and AVcc, and 0 V to Vss.
CNVss	CNVss		This is connected to Vss.
RESET	Reset input	Input	To enter the reset state, the reset input pin must be kept at a "L" for 2 μs or more (under normal Vcc conditions). If more time is needed for the quartz-crystal oscillator to stabilize, this "L" condition should be maintained for the required time.
XIN	Clock input	Input	This chip has an internal clock generating circuit. To control generating frequency, an external ceramic resonator or a quartz-crystal oscillator is connected between pins XIN and XOUT. If an external clock is used, the clock source should be connected to the XIN pin and the XOUT pin should be left open.
XOUT	Clock output	Output	
P00/PWM4- P02/PWM6, P03, P04/PWM0- P07/PWM3	I/O port P0	I/O	Port P0 is an 8-bit I/O port with direction register allowing each I/O bit to be individually programmed as input or output. At reset, this port is set to input mode. The output structure of P03 is CMOS output, that of P00-P02 and P04-P07 are N-channel open-drain output. The note out of this Table gives a full of port P0 function.
	PWM output	Output	Pins P00-P02 and P04-P07 are also used as PWM output pins PWM4-PWM6 and PWM0-PWM3 respectively. The output structure is N-channel open-drain output.
P10/OUT2, P11/SCL1, P12/SCL2, P13/SDA1, P14/SDA2, P15, P16, P17/SIN	I/O port P1	I/O	Port P1 is an 8-bit I/O port and has basically the same functions as port P0. The output structure of P10 and P15-P17 is CMOS output, that of P11-P14 is N-channel open-drain output.
	CRT output	Output	Pins P10 is also used as CRT output pins OUT2. The output structure is CMOS output.
	Multi-master I <sup>2</sup> C-BUS interface	I/O	Pins P11-P14 are used as SCL1, SCL2, SDA1 and SDA2 respectively, when multi-master I <sup>2</sup> C-BUS interface is used. The output structure is N-channel open-drain output.
	Serial I/O data input	Input	P17 pin is also used as serial I/O data input pin SIN.
P20-P23 P24/AD3- P26/AD1, P27	I/O port P2	I/O	Port P2 is an 8-bit I/O port and has basically the same functions as port P0. The output structure is CMOS output.
	Analog input	Input	Pins P24-P26 are also used as analog input pins AD3-AD1 respectively.
P30, P31	I/O port P3	I/O	Ports P30 and P31 are a 2-bit I/O port and has basically the same functions as port P0. The output structure is CMOS output.
P32	Output port P3	Output	Port P32 is a 1-bit Output port and has basically the same functions as port P0. The output structure is N-channel open-drain output.
P40/MXR/ AD4, P41/INT2/ MXG, P42/TIM2/ MXB, P43/TIM3/ MXOUT, P44/INT1, P45/Sout, P46/SCLK	Input port P4	Input	Ports P40-P46 are a 7-bit input port and has basically the same functions as port P0.
	Video signal input for CRT display	Input	Ports P40-P43 are also used as video signal input pins for mixing, MXR, MXB, MXOUT respectively.
	Analog input	Input	P40 pin is also used as analog input pin AD4.
	External interrupt input	Input	Pins P41, P44 are also used as external interrupt input INT2, INT1.
	External clock input	Input	Pins P42 and P43 are also used as external clock input pins TIM2, TIM3 respectively.
	Serial I/O data output	Output	P45 pin is used as serial I/O data output pin Sout. The output structure is N-channel open-drain output.
	Serial I/O synchronizing clock	I/O	P46 pin is used as serial I/O synchronizing clock input/output pin SCLK. The output structure is N-channel open-drain output.

■ 6249828 0025735 535 ■

**M37266ME-XXXSP**  
**M37266EE-XXXSP, M37266EESP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER  
 and ON-SCREEN DISPLAY CONTROLLER

**PIN DESCRIPTION (continued)**

P50/PWM7, P51/PWM9, P56, P57,	Output port P5	Output	Ports P50, P51, P56, P57 are a 4-bit output port and has basically the same functions as port P0. The output structure is N-channel open-drain output.
	PWM output	Output	Pins P50, P51 are also used as PWM output pins PWM7, PWM9 respectively. The output structure is N-channel open-drain output.
P52/R, P53/G, P54/B, P55/OUT1	Output port P5	Output	Ports P52-P55 are an 4-bit output port and has basically the same functions as port P0. The output structure is CMOS output.
	CRT output	Output	Pins P52-P55 are also used as CRT output pins R, G, B, OUT1 respectively. The output structure is CMOS output.
P60-P62, P65-P67	Output port P6	Output	Ports P60-P62, P65-P67 are a 6-bit input port and has basically the same functions as port P0. The output structure is N-channel open-drain output.
P63/OSC1/ Xcin, P64/OSC2/ Xcout	Input port P6	Input	Ports P63, P64 are a 2-bit inport.
	Clock input for CRT	Input	P63 pin is also used as CRT clock input pin OSC1.
	Clock output for CRT	Output	P64 pin is also used as CRT clock output pin OSC2. The output structure is CMOS output.
	Sub-clock output	Output	P64 pin is also used as sub-clock output pin Xcout. The output structure is CMOS output.
	Sub-clock input	Input	P63 pin is also used as sub-clock input pin Xcin.
CVIN	I/O for data slicer	Input	Input composite video signal through a capacitor.
VHOLD		Input	Connect a capacitor between VHOLD and Vss.
RVCO			Connect a resistor between RVCO and Vss.
HLF			Connect a filter using of a capacitor and a resistor between HLF and Vss.
Hsync	Hsync input	Input	This is a horizontal synchronizing signal input for OSD.
Vsync	Vsync input	Input	This is a vertical synchronizing signal input for OSD.

**Note :** As shown in the memory map (Figure 3), port P0 is accessed as a memory at address 00C0<sub>16</sub> of zero page. Port P0 has the port P0 direction register (address 00C1<sub>16</sub> of zero page) which can be used to program each bit as an input ("0") or an output ("1"). The pins programmed as "1" in the direction register are output pins. When pins are programmed as "0," they are input pins. When pins are programmed as output pins, the output data are written into the port latch and then output. When data is read from the output pins, the output pin level is not read but the data of the port latch is read. This allows a previously-output value to be read correctly even if the output "L" voltage has risen, for example, because a light emitting diode was directly driven. The input pins are in the floating state, so the values of the pins can be read. When data is written into the input pin, it is written only into the port latch, while the pin remains in the floating state.

6249828 0025736 471

**M37266ME-XXXSP**  
**M37266EE-XXXSP, M37266EESP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER  
 and ON-SCREEN DISPLAY CONTROLLER

**FUNCTIONAL DESCRIPTION**  
**Central Processing Unit (CPU)**

The M37266ME-XXXSP uses the standard 740 family instruction set. Refer to the table of 740 family addressing modes and machine instructions or the SERIES 740 (Software) User's Manual for details on the instruction set.

Machine-resident 740 family instructions are as follows:

The FST, SLW, instruction cannot be used.

The MUL, DIV, WIT and STP instruction can be used.

**CPU Mode Register**

The CPU mode register is allocated at address 00FB16. The CPU mode register contains the stack page selection bit and Internal system clock selection bit.




Fig. 1 Structure of CPU mode register

**M37266ME-XXXSP  
M37266EE-XXXSP, M37266EESP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

**MEMORY**

**Special Function Register (SFR) Area**

The special function register (SFR) area in the zero page contains control registers such as I/O ports and timers.

**RAM**

RAM is used for data storage and for stack area of subroutine calls and interrupts.

**ROM**

ROM is used for storing user programs as well as the interrupt vector area.

**RAM for Display**

RAM for display is used for specifying the character codes and colors to display.

**ROM for Display**

ROM for display is used for storing character data.

**Interrupt Vector Area**

The interrupt vector area contains reset and interrupt vectors.

**Zero Page**

The 256 bytes from addresses 0000<sub>16</sub> to 00FF<sub>16</sub> are called the zero page area. The internal RAM and the special function registers (SFR) are allocated to this area.

The zero page addressing mode can be used to specify memory and register addresses in the zero page area. Access to this area with only 2 bytes is possible in the zero page addressing mode.

**Special Page**

The 256 bytes from addresses FF00<sub>16</sub> to FFFF<sub>16</sub> are called the special page area. The special page addressing mode can be used to specify memory addresses in the special page area. Access to this area with only 2 bytes is possible in the special page addressing mode.




Fig. 2 Memory map

6249828 0025738 244



**M37266ME-XXXSP**  
**M37266EE-XXXSP, M37266EESP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER  
 and ON-SCREEN DISPLAY CONTROLLER

00C0 <sub>16</sub>	Port P0	00E0 <sub>16</sub>	Caption position register
00C1 <sub>16</sub>	Port P0 direction register	00E1 <sub>16</sub>	Start bit position register
00C2 <sub>16</sub>	Port P1	00E2 <sub>16</sub>	Window register
00C3 <sub>16</sub>	Port P1 direction register	00E3 <sub>16</sub>	Sync slice register
00C4 <sub>16</sub>	Port P2	00E4 <sub>16</sub>	Data register 1
00C5 <sub>16</sub>	Port P2 direction register	00E5 <sub>16</sub>	Data register 2
00C6 <sub>16</sub>	Port P3	00E6 <sub>16</sub>	Clock run-in register 1
00C7 <sub>16</sub>	Port P3 direction register	00E7 <sub>16</sub>	Clock run-in register 2
00C8 <sub>16</sub>	Port P4	00E8 <sub>16</sub>	Clock run-in detect register 1
00C9 <sub>16</sub>	Port P4 direction register	00E9 <sub>16</sub>	Clock run-in detect register 2
00CA <sub>16</sub>	Port P5	00EA <sub>16</sub>	Sync pulse counter register
00CB <sub>16</sub>	Port P5 direction register	00EB <sub>16</sub>	Serial I/O mode register
00CC <sub>16</sub>	Port P6	00EC <sub>16</sub>	Serial I/O register
00CD <sub>16</sub>		00ED <sub>16</sub>	A-D control register
00CE <sub>16</sub>	CRT control register	00EE <sub>16</sub>	Interrupt interval determination register
00CF <sub>16</sub>	Display mode register	00EF <sub>16</sub>	Interrupt interval determination control register
00D0 <sub>16</sub>	Priority display control register	00F0 <sub>16</sub>	Timer 1
00D1 <sub>16</sub>	Horizontal position register	00F1 <sub>16</sub>	Timer 2
00D2 <sub>16</sub>	Vertical position register 1	00F2 <sub>16</sub>	Timer 3
00D3 <sub>16</sub>	Vertical position register 2	00F3 <sub>16</sub>	Timer 4
00D4 <sub>16</sub>	Vertical position register 3	00F4 <sub>16</sub>	Timer mode register 1
00D5 <sub>16</sub>	Vertical position register 4	00F5 <sub>16</sub>	Timer mode register 2
00D6 <sub>16</sub>	Vertical position register 5	00F6 <sub>16</sub>	I <sup>2</sup> C data shift register
00D7 <sub>16</sub>	Character size register 1	00F7 <sub>16</sub>	I <sup>2</sup> C address register
00D8 <sub>16</sub>	Character size register 2	00F8 <sub>16</sub>	I <sup>2</sup> C status register
00D9 <sub>16</sub>	Display clock selection register 1	00F9 <sub>16</sub>	I <sup>2</sup> C control register
00DA <sub>16</sub>	Display clock selection register 2	00FA <sub>16</sub>	I <sup>2</sup> C clock control register
00DB <sub>16</sub>	Background color register	00FB <sub>16</sub>	CPU mode register
00DC <sub>16</sub>	Mask mode register 1	00FC <sub>16</sub>	Interrupt request register 1
00DD <sub>16</sub>	Mask mode register 2	00FD <sub>16</sub>	Interrupt request register 2
00DE <sub>16</sub>	Data slicer control register 1	00FE <sub>16</sub>	Interrupt control register 1
00DF <sub>16</sub>	Data slicer control register 2	00FF <sub>16</sub>	Interrupt control register 2

Fig. 3 Memory map of special function register (SFR) 1

**M37266ME-XXXSP**  
**M37266EE-XXXSP, M37266EESP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER  
 and ON-SCREEN DISPLAY CONTROLLER

0200 <sub>16</sub>	PWM 0 register
0201 <sub>16</sub>	PWM 1 register
0202 <sub>16</sub>	PWM 2 register
0203 <sub>16</sub>	PWM 3 register
0204 <sub>16</sub>	PWM 4 register
0205 <sub>16</sub>	PWM 5 register
0206 <sub>16</sub>	PWM 6 register
0207 <sub>16</sub>	PWM 7 register
0208 <sub>16</sub>	PWM 8 register
0209 <sub>16</sub>	PWM 9 register
020A <sub>16</sub>	PWM mode register 1
020B <sub>16</sub>	PWM mode register 2
020C <sub>16</sub>	Timer 5
020D <sub>16</sub>	Timer 6
020E <sub>16</sub>	
020F <sub>16</sub>	Timer 3 count select register
0210 <sub>16</sub>	OUT control register
0211 <sub>16</sub>	CRT input polarity register
0212 <sub>16</sub>	CRT output control register
0213 <sub>16</sub>	Mixing control register
0214 <sub>16</sub>	
0215 <sub>16</sub>	
0216 <sub>16</sub>	
0217 <sub>16</sub>	
0218 <sub>16</sub>	
0219 <sub>16</sub>	
021A <sub>16</sub>	
021B <sub>16</sub>	
021C <sub>16</sub>	
021D <sub>16</sub>	
021E <sub>16</sub>	
021F <sub>16</sub>	

**Note:** Set "00<sub>16</sub>" to address 020E<sub>16</sub>.

Fig. 4 Memory map of special function register (SFR) 2

■ 6249828 0025740 9T2 ■

**M37266ME-XXXSP**  
**M37266EE-XXXSP, M37266EESP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

**INTERRUPTS**

Interrupts can be caused by 16 different sources consisting of 3 external, 11 internal, 1 software, and reset.

Interrupts are vectored interrupts with priorities shown in Table 1. Reset is also included in the table because its operation is similar to an interrupt.

When an interrupt is accepted, the registers are pushed, interrupt disable flag I is set, and the program jumps to the address specified in the vector table. The interrupt request bit is cleared automatically. The reset can never be disabled. Other interrupts are disabled when the interrupt disable flag is set.

All interrupts except the BRK instruction interrupt have an interrupt request bit and an interrupt enable bit. The interrupt request bits are in interrupt request registers 1 and 2 and the interrupt enable bits are in interrupt control registers 1 and 2. Figure 5 shows the structure of the interrupt request registers 1 and 2 and interrupt control registers 1 and 2.

Interrupts other than the BRK instruction interrupt and reset are accepted when the interrupt enable bit is "1", interrupt request bit is "1", and the interrupt disable flag is "0". The interrupt request bit can be cleared with a program, but not set. The interrupt enable bit can be set and cleared with a program.

Reset is treated as a non-maskable interrupt with the highest priority. Figure 6 shows interrupts control.

**Interrupt Causes**

(1) VSYNC and CRT interrupts

The VSYNC interrupt is an interrupt request synchronized with the vertical synchronization signal.

The CRT interrupt is generated after character block display to the CRT is completed.

(2) INT1, INT2 interrupts

With an external interrupt input, the system detects that the level of a pin changes from "L" to "H" or from "H" to "L", and generates an interrupt request. The input active edge can be selected by bits 3 and 4 of the interrupt interval determination control register (address 00EF16) : when this bit is "0", a change from "L" to "H" is detected; when it is "1", a change from "H" to "L" is detected. Note that all bits are cleared to "0" at reset.

(3) Timer 1, 2, 3 and 4 interrupts

An interrupt is generated by an overflow of timer 1, 2, 3 or 4.

(4) Serial I/O interrupt

This is an interrupt request from the clock-synchronized serial I/O function.

(5) f(XIN)/4096 interrupt

This interrupt occurs regularly with a f(XIN)/4096 period. Set bit 0 of the PWM mode register 1 to "0".

(6) Data slicer interrupt

An interrupt occurs at the end of the line specified in the caption position register.

(7) Multi-master I<sup>2</sup>C-BUS interface interrupt

This is an interrupt request related to the multimaster I<sup>2</sup>C-BUS interface.

(8) Timer 5 · 6 interrupt

An interrupt is generated by an overflow of timer 5 or 6. Their priorities are same, and can be switched by software.

(9) BRK instruction interrupt

This software interrupt has the least significant priority. It does not have a corresponding interrupt enable bit, and it is not affected by the interrupt disable flag (non-maskable).

Table 1. Interrupt vector addresses and priority

Interrupt source	Priority	Vector addresses	Remarks
Reset	1	FFFF16, FFFE16	Non-maskable
CRT interrupt	2	FFFD16, FFFC16	
INT1 interrupt	3	FFFB16, FFFA16	Active edge selectable
Data slicer interrupt	4	FFF916, FFF816	
Serial I/O interrupt	5	FFF716, FFF616	
Timer 4 interrupt	6	FFF516, FFF416	
f(XIN)/4096 interrupt	7	FFF316, FFF216	
VSYNC interrupt	8	FFF116, FFF016	Active edge selectable
Timer 3 interrupt	9	FFEF16, FFEE16	
Timer 2 interrupt	10	FFED16, FFEC16	
Timer 1 interrupt	11	FFEB16, FFEA16	
INT2 interrupt	12	FFE716, FFE616	Active edge selectable
Multi-master I <sup>2</sup> C-BUS interface interrupt	13	FFE516, FFE416	
Timer 5-6 interrupt	14	FFE316, FFE216	
BRK instruction interrupt	15	FFDF16, FFDE16	Non-maskable software interrupt

■ 6249828 002574J 839 ■



**M37266ME-XXXSP**  
**M37266EE-XXXSP, M37266EESP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER  
 and ON-SCREEN DISPLAY CONTROLLER




Fig. 5 Structure of interrupt-related registers




Fig. 6 Interrupt control

6249828 0025742 775

# M37266ME-XXXSP M37266EE-XXXSP, M37266EESP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER  
and ON-SCREEN DISPLAY CONTROLLER

## TIMERS

The M37266ME-XXXSP has 6 timers: timer 1, timer 2, timer 3, timer 4, timer 5, and timer 6. All timers are 8-bit timers with the 8-bit timer latch. The timer block diagram is shown in Figure 8.

All of the timers count down and their divide ratio is  $1/(n+1)$ , where  $n$  is the value of timer latch. The value is set to a timer at the same time by writing a count value to the corresponding timer latch (address 00F0<sub>16</sub> to 00F3<sub>16</sub>: timers 1 to 4, addresses 020C<sub>16</sub> and 020D<sub>16</sub>: timers 5, 6).

The count value is decremented by 1. The timer interrupt request bit is set to "1" by an timer overflow at the next count pulse after the count value reaches "00<sub>16</sub>".

### (1) Timer 1

Timer 1 can select one of the following count sources:

- $f(X_{IN})/16$  or  $f(X_{CIN})/16$
- $f(X_{IN})/4096$  or  $f(X_{CIN})/4096$
- External input from the P4<sub>2</sub>/TIM2 pin

The count source of timer 1 is selected by setting bits 0 and 5 of the timer mode register 1 (address 00F4<sub>16</sub>). Either  $f(X_{IN})$  or  $f(X_{CIN})$  is selected by bit 7 of the CPU mode register. Timer 1 interrupt request occurs at timer 1 overflow.

### (2) Timer 2

Timer 2 can select one of the following count sources:

- $f(X_{IN})/16$  or  $f(X_{CIN})/16$
- Timer 1 overflow signal
- External input from the P4<sub>2</sub>/TIM2 pin

The count source of timer 2 is selected by setting bits 4 and 1 of the timer mode register 1 (address 00F4<sub>16</sub>). Either  $f(X_{IN})$  or  $f(X_{CIN})$  is selected by bit 7 of the CPU mode register. When timer 1 overflow signal is a count source for the timer 2, the timer 1 functions as an 8-bit prescaler. Timer 2 interrupt request occurs at timer 2 overflow.

### (3) Timer 3

Timer 3 can select one of the following count sources:

- $f(X_{IN})/16$  or  $f(X_{CIN})/16$
- $f(X_{CIN})$
- External input from the P4<sub>3</sub>/TIM3 pin

The count source of timer 3 is selected by setting bit 0 of the timer mode register 2 (address 00F5<sub>16</sub>) and bit 0 at address 020F<sub>16</sub>. Either  $f(X_{IN})$  or  $f(X_{CIN})$  is selected by bit 7 of the CPU mode register.

Timer 3 interrupt request occurs at timer 3 overflow.

### (4) Timer 4

Timer 4 can select one of the following count sources:

- $f(X_{IN})/16$  or  $f(X_{CIN})/16$
- $f(X_{IN})/2$  or  $f(X_{CIN})/2$
- $f(X_{CIN})$
- Timer 3 overflow signal

The count source of timer 3 is selected by setting bits 4 and 1 of the timer mode register 2 (address 00F5<sub>16</sub>). Either  $f(X_{IN})$  or  $f(X_{CIN})$  is selected by bit 7 of the CPU mode register. When timer 3 overflow signal is a count source for the timer 4, the timer 3 functions as an 8-bit prescaler.

Timer 4 interrupt request occurs at timer 4 overflow.

### (5) Timer 5

Timer 5 can select one of the following count sources:

- $f(X_{IN})/16$  or  $f(X_{CIN})/16$
- Timer 2 overflow signal
- Timer 4 overflow signal

The count source of timer 3 is selected by setting bit 6 of the timer mode register 1 (address 00F4<sub>16</sub>) and bit 7 of the timer mode register 2 (address 00F5<sub>16</sub>). Either  $f(X_{IN})$  or  $f(X_{CIN})$  is selected by bit 7 of the CPU mode register.

Timer 5 interrupt request occurs at timer 5 overflow.

### (6) Timer 6

Timer 6 can select one of the following count sources:

- $f(X_{IN})/16$  or  $f(X_{CIN})/16$
- Timer 5 overflow signal

The count source of timer 6 is selected by setting bit 7 of the timer mode register 1 (address 00F4<sub>16</sub>). Either  $f(X_{IN})$  or  $f(X_{CIN})$  is selected by bit 7 of the CPU mode register. When timer 5 overflow signal is a count source for the timer 6, the timer 5 functions as an 8-bit prescaler. Timer 6 interrupt request occurs at timer 6 overflow.

At reset, timers 3 and 4 are connected by hardware and "FF<sub>16</sub>" is automatically set in timer 3; "07<sub>16</sub>" in timer 4. The  $f(X_{IN})/16$  is selected as the timer 3 count source. The internal reset is released by timer 4 overflow at these state, the internal clock is connected.

At execution of the STP instruction, timers 3 and 4 are connected by hardware and "FF<sub>16</sub>" is automatically set in timer 3; "07<sub>16</sub>" in timer 4. However, the  $f(X_{IN})/16$  is not selected as the timer 3 count source. So set both bit 0 of the timer mode register 2 (address 00F5<sub>16</sub>) and bit 0 at address 020F<sub>16</sub> to "0" before the execution of the STP instruction ( $f(X_{IN})/16$  is selected as the timer 3 count source). The internal STP state is released by timer 4 overflow at these state, the internal clock is connected.

Because of this, the program starts with stable clock.

\* : When bit 7 of the CPU mode register (CM7) is "1,"  $f(X_{IN})$  becomes  $f(X_{CIN})$ .

The structure of timer-related registers is shown in Figure 7.

6249828 0025743 601

**M37266ME-XXXSP**  
**M37266EE-XXXSP, M37266EESP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER  
 and ON-SCREEN DISPLAY CONTROLLER




Fig. 7. Structure of timer mode register 1 and timer mode register 2

6249828 0025744 548

**M37266ME-XXXSP**  
**M37266EE-XXXSP, M37266EESP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER  
and ON-SCREEN DISPLAY CONTROLLER




Fig. 8 Timer block diagram

6249828 0025745 484

**M37266ME-XXXSP**  
**M37266EE-XXXSP, M37266EESP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

**SERIAL I/O**

The M37266ME-XXXSP has a built-in serial I/O which can either transmit or receive 8-bit data in serial in the clock synchronous mode. The serial I/O block diagram is shown in Figure 9. The synchronizing clock I/O pin (SCLK), and data output pin (SOUT) also function as port P4. The data input pin (SIN) also functions as port P1.

Bit 2 of the serial I/O mode register (address 00EB16) selects whether the synchronizing clock is supplied internally or externally (from the SCLK pin). When an internal clock is selected, bits 1 and 0 select whether  $f(XIN)$  is divided by 8, 16, 32, or 64. The operation of the serial I/O function is described below.




Fig. 9 Serial I/O block diagram

6249828 0025746 310



# M37266ME-XXXSP M37266EE-XXXSP, M37266EESP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

The serial I/O counter is set to "7" when data is stored in the serial I/O register. At each falling edge of the transfer clock, serial data is output to SOUT.

Transfer direction can be selected by bit 5 of serial I/O mode register. At each rising edge of the transfer clock, data is input from SIN pin and data in the serial I/O register is shifted 1 bit. After the transfer clock has counted 8 times, the serial I/O counter is "0" and the transfer clock stops at "H". At this time the interrupt request bit is set to "1". When an external clock is selected as the clock source, the interrupt request is set to "1" after the transfer clock has counted 8 times. However, transfer operation does not stop, so control the clock externally. Use the external clock of 500kHz or less with a duty cycle of 50%.

The serial I/O timing is shown in Figure 10. When using an external clock for transfer, the external clock must be held at "H" for initializing the serial I/O counter. When switching between an internal clock and an external clock, do not switch during transfer. Also, be sure to initialize the serial I/O counter after switching.

- Notes 1 : On programming, note that the serial I/O counter is set by writing to the serial I/O register with the bit manipulation instructions as SEB and CLB instructions.
- 2 : When an external clock is used as the synchronizing clock, write transmit data to the serial I/O register at "H" of the transfer clock input level.




Fig. 10 Serial I/O timing (for LSB first)




Fig. 11 Structure of serial I/O mode register

6249828 0025747 257

# M37266ME-XXXSP M37266EE-XXXSP, M37266EESP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER  
and ON-SCREEN DISPLAY CONTROLLER

## PWM OUTPUT CIRCUIT

The M37266ME-XXXSP is equipped with ten 8-bit PWMs (PWM0-PWM9). PWM0-PWM9 have an 8-bit resolution with minimum resolution bit width of  $4\mu\text{s}$  (for  $f(\text{XIN}) = 8\text{MHz}$ ) and repeat period of  $1024\mu\text{s}$ .

The PWM timing generating circuit applies individual control signals to PWM0-PWM9 using  $f(\text{XIN})$  divided by 2 as a reference signal.

### (1) Data Setting

When outputting PWM0-PWM9, set 8-bit output data in the PWM $i$  register ( $i$  means 0 to 9; addresses 0200<sub>16</sub> to 0209<sub>16</sub>).

### (2) Transferring Data from Register to PWM circuit

The signals output to the PWM pins correspond to the contents of PWM register.

### (3) Operation of PWM

The following is the explanation about PWM operation.

At first, clear the bit 0 of PWM output control register 1 (address 020A<sub>16</sub>) to "0" (at reset, bit is already clear to "0" automatically), so that the PWM count source is supplied.

PWM0-PWM6 output pins are also used as pins P04-P07 and P00-P02 respectively, and PWM7 and PWM9 output pins are also used as pins P50 and P51 respectively. PWM8 output pin is also used as P47 pin.

PWM0 to PWM7 are selected the pin function by the PWM output control register 2 (address 020B<sub>16</sub>) and PWM 8 and PWM9 are selected the pin function by the PWM output control register 1 (address 020A<sub>16</sub>). When these pins are set as PWM output pins by these registers, the PWM output can be performed.

One cycle (T) is composed of 256 ( $2^8$ ) segments. The 8 kinds of pulses are output inside the circuit during 1 cycle relative to the weight of each bit (bits 0 to 7). Refer to Figure 13 (a).

The PWM outputs wave form which is the logical sum (OR) of pulses corresponding to the contents of bits 0 to 7 of the 8-bit PWM register. Several examples are shown in Figure 13 (b).

256 kinds of output ("H" segment : 0/256 to 255/256) are selected by changing the contents of the PWM register. A length of entirely "H" output cannot be output, i. e. 256/256.

### (4) Output after Reset

At reset the output of port P0 is in the high-impedance state, ports P50, P51, P47 output "L," and the contents of the PWM register are undefined. Note after reset, the PWM output is undefined until setting the PWM register.

■ 6249828 0025748 193 ■

# M37266ME-XXXSP M37266EE-XXXSP, M37266EESP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER




Fig. 12 PWM block diagram

6249828 0025749 02T

**M37266ME-XXXSP**  
**M37266EE-XXXSP, M37266EESP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER  
 and ON-SCREEN DISPLAY CONTROLLER




Fig. 13 8-bit PWM timing

6249828 0025750 841

**M37266ME-XXXSP**  
**M37266EE-XXXSP, M37266EESP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER  
 and ON-SCREEN DISPLAY CONTROLLER




Fig. 14 Structure of PWM mode registers

**M37266ME-XXXSP**  
**M37266EE-XXXSP, M37266EESP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

**A-D COMPARATOR**

A-D comparator consists of 5-bit D-A converter and comparator. A-D comparator block diagram is shown in Figure 15.

The reference voltage "Vref" for D-A conversion is set by bits 0 to 5 of the A-D control register (address 00ED16).

The comparison result of the analog input voltage and the reference voltage "Vref" is stored in the A-D control register (address 00ED16), bit 5. Write the digital value corresponding to the internal analog voltage to be compared to the bits 0 to 4 A-D control register and write the data for select of analog input pins to bits 6 and 7. After 16 machine cycle (Nop instruction X 8), the voltage comparison is completed.

Table 2. Relation between contents of A-D control register and reference voltage "Vref"

A-D control register					Reference voltage "Vref"
Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
0	0	0	0	0	1/64 Vcc
0	0	0	0	1	3/64 Vcc
0	0	0	1	0	5/64 Vcc
0	0	0	1	1	7/64 Vcc
0	0	1	0	0	9/64 Vcc
0	0	1	0	1	11/64 Vcc
0	0	1	1	0	13/64 Vcc
0	0	1	1	1	15/64 Vcc
0	1	0	0	0	17/64 Vcc
0	1	0	0	1	19/64 Vcc
0	1	0	1	0	21/64 Vcc
0	1	0	1	1	23/64 Vcc
0	1	1	0	0	25/64 Vcc
0	1	1	0	1	27/64 Vcc
0	1	1	1	0	29/64 Vcc
0	1	1	1	1	31/64 Vcc
1	0	0	0	0	33/64 Vcc
1	0	0	0	1	35/64 Vcc
1	0	0	1	0	37/64 Vcc
1	0	0	1	1	39/64 Vcc
1	0	1	0	0	41/64 Vcc
1	0	1	0	1	43/64 Vcc
1	0	1	1	0	45/64 Vcc
1	0	1	1	1	47/64 Vcc
1	1	0	0	0	49/64 Vcc
1	1	0	0	1	51/64 Vcc
1	1	0	1	0	53/64 Vcc
1	1	0	1	1	55/64 Vcc
1	1	1	0	0	57/64 Vcc
1	1	1	0	1	59/64 Vcc
1	1	1	1	0	61/64 Vcc
1	1	1	1	1	63/64 Vcc




Fig. 16 Structure of A-D control register




Fig. 15 A-D comparator block diagram

6249828 0025752 614

# M37266ME-XXXSP M37266EE-XXXSP, M37266EESP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

## DATA SLICER

The M37266ME-XXXSP includes the data slicer function for the closed caption decoder (referred to as the CCD). This function takes out the caption data superimposed in the vertical blanking interval of a composite video signal. A composite video signal which makes the sync chip's polarity negative is input to the CVIN pin.

When the data slicer function is not used, the data slicer circuit can be cut off by setting bit 0 of the data slicer control register 1 (address 00DE16) to "0." Also, the timing signal generating circuit can be cut off by setting bit 0 of data slicer control register 2 (address 00DF16) to "0." These settings can realize the low-power dissipation.




Fig. 17 Data slicer block diagram

6249828 0025753 550

**M37266ME-XXXSP**  
**M37266EE-XXXSP, M37266EESP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

Figure 18 shows the structure of the data slicer control register.




Fig. 18 Structure of data slicer control register

**(1) Clamping Circuit and Low-pass Filter**

This filter attenuates the noise of the composite video signal input from the CV<sub>IN</sub> pin. The CV<sub>IN</sub> pin to which composite video signal is input requires a capacitor (0.1 μF) coupling outside. Pull down the CV<sub>IN</sub> pin with a resistor of hundreds of kilohms to 1 M. In addition, we recommend to install externally a simple low-pass filter using a resistor and a capacitor at the CV<sub>IN</sub> pin (refer to Figure 17).

**(2) Sync Slice Circuit**

This circuit takes out a composite sync signal from the output signal of the low-pass filter. Figure 19 shows the structure of the sync slice register.




Fig. 19 Structure of sync slice register



**M37266ME-XXXSP**  
**M37266EE-XXXSP, M37266EESP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

**(3) Synchronizing Signal Separation Circuit**

This circuit separates a horizontal synchronizing signal and a vertical synchronizing signal from the composite sync signal taken out in the sync slice circuit.

① Horizontal synchronizing signal ( $H_{sep}$ )

A one-shot horizontal synchronizing signal  $H_{sep}$  is generated at the falling edge of the composite sync signal.

② Vertical synchronizing signal ( $V_{sep}$ )

As a  $V_{sep}$  signal generating method, it is possible to select one of the following 2 methods by using bit 7 of the sync slice register (address 00E3<sub>16</sub>).

- Method 1 The "L" level width of the composite sync signal is measured. If this width exceeds a certain time, a  $V_{sep}$  signal is generated in synchronization with the rising of the timing signal immediately after this "L" level.
- Method 2 The "L" level width of the composite sync signal is measured. If this width exceeds a certain time, it is detected whether a falling of the composite sync signal exits or not in the "L" level period of the timing signal immediately after this "L" level. If a falling exists, a  $V_{sep}$  signal is generated in synchronization with the rising of the timing signal (refer to Figure 20).

Figure 20 shows a  $V_{sep}$  generating timing. The timing signal shown in the figure is generated from the reference clock which the timing generating circuit outputs.




Fig. 20  $V_{sep}$  generating timing (method 2)

**(4) Timing Signal Generating Circuit**

This circuit generates a reference clock which is 832 times as large as the horizontal synchronizing signal frequency. It also generates various timing signals on the basis of the reference clock, horizontal synchronizing signal and vertical synchronizing signal. The circuit operates by setting bit 0 of data slicer control register 2 (address 00DF<sub>16</sub>) to "1."

The reference clock can be used as a display clock for CRT display function in addition to the data slicer. The  $H_{sync}$  signal can be used as a count source instead of the composite sync signal. However, when the  $H_{sync}$  signal is selected, the data slicer cannot be used. A count source of the reference clock can be selected by bit 1 of data slicer control register 2 (address 00DF<sub>16</sub>).

Reading bit 5 of data slicer control register 2 permits determining the shape of the V-pulse portion of the composite sync signal. As shown in Figure 21, when the A level matches the B level, this bit is "0." In the case of a mismatch, the bit is "1."

For the pins RVCO and the HLF, connect a resistor and a capacitor as shown in Figure 17. Make the length of wiring which is connected to these pins as short as possible so that a leakage current may not be generated.

**Note:** It takes a few tens of milliseconds until the reference clock becomes stable after the data slicer and the timing signal generating circuit are started. In this period, various timing signals,  $H_{sep}$  signals and  $V_{sep}$  signals become unstable. For this reason, take stabilization time into consideration when programming.




Fig. 21 Determination of V-pulse waveform

6249828 0025755 323

**M37266ME-XXXSP**  
**M37266EE-XXXSP, M37266EESP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

**(5) Line 21 Decision Circuit**

① Decision of line 21

This circuit decides a line (line 21) on which caption data is superimposed.

Set the number of  $H_{sep}$  to be input in the period from a falling of  $V_{sep}$  to a line on which caption data is superimposed in bits 0 to 4 of the caption position register (address  $00E0_{16}$ ). The number of horizontal synchronizing signals are counted by hardware. The line which matches the set value in the caption position register is regarded as line 21.

The values of "00<sub>16</sub>" to "1F<sub>16</sub>" can be set in the caption position register. Bit 7 to bit 5 are used for testing. Set "100<sub>2</sub>." Figure 22 shows the signals in the vertical blanking interval. Figure 23 shows the structure of the caption position register.

② Determination of field 1

Field 1 is defined by bit 1 of data slicer control register 1 (address  $00DE_{16}$ ). When bit 2 of the data slicer control register 1 is set to "1," it is possible to decide line 21 for both field 1 and field 2. The field determination flag can be read out by bit 5 of the data slicer control register 1. This flag changes at the falling of the vertical synchronizing signal ( $V_{sep}$ ).

**(6) Reference Voltage Generating Circuit and Comparator**

The composite video signal clamped by the clamping circuit is input to the reference voltage generating circuit and the comparator.




Fig. 22 Signals in vertical blanking interval




Fig. 23 Structure of caption position register

① Reference voltage generating circuit

This circuit generates a reference voltage (slice voltage) by using the amplitude of the clock run-in at line 21 of the field selected by bit 1 of the data slicer control register. Connect a capacitor of about 1000 pF between the  $V_{HOLD}$  pin and the  $V_{SS}$  pin, and make the length of wiring as short as possible so that a leakage current may not be generated.

② Comparator

The comparator compares the voltage of the composite video signal with the voltage (reference voltage) generated in the reference voltage generating circuit, and converts the composite video signal into a digital value.

6249828 0025756 26T

# M37266ME-XXXSP M37266EE-XXXSP, M37266EESP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

## (7) Start Bit Detecting Circuit

This circuit detects a start bit at line 21 decided in the line 21 decision circuit. For start bit detection, it is possible to select one of the following two types by using bit 1 of the clock run-in register 2 (address 00E716).

① After the lapse of the time corresponding to the set value of the start bit position register (address 00E116), the first rising of the composite video signal is detected as a start bit.

The time is set in bits 0 to 6 of the start bit position register (address 00E116) (refer to Figure 25). Set a value fit for the following conditions.

Figure 25 shows the structure of the start bit position register.

$$\left[ \begin{array}{l} \text{Time from the falling of the horizontal} \\ \text{synchronizing signal to the last rising} \\ \text{of the clock run-in} \end{array} \right] < \left[ \begin{array}{l} 4 \times \text{set value of the start bit position} \\ \text{register} \times \text{reference clock period} \end{array} \right] < \left[ \begin{array}{l} \text{Time from the falling of the horizontal} \\ \text{synchronizing signal to occurrence of} \\ \text{the start bit} \end{array} \right]$$

② After a falling of the clock run-in pulse set in bits 0 to 2 of clock run-in detect register 2 (address 00E916) is detected, a start bit is detected by sampling a comparator output. A sampling clock for sampling is obtained by dividing the reference clock generated in the timing signal generating circuit by 3.

Figure 26 shows the structure of clock run-in detect register 2.

The contents of bits 0 to 2 of clock run-in detect register 2 and bit 1 of clock run-in register 2 are written at a falling of the horizontal synchronizing signal. For this reason, even if an instruction for setting is executed, the contents of the register cannot be rewritten until a falling of the horizontal synchronizing signal.




Fig. 25 Structure of start bit position register




Fig. 24 Structure of clock run-in register 2




Fig. 26 Structure of clock run-in detect register 2

**M37266ME-XXXSP**  
**M37266EE-XXXSP, M37266EESP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

**(8) Clock run-in determination circuit**

This circuit sets a window in the clock run-in portion in the composite video signal, and then determines clock run-in by counting the number of pulses in this window. Set the time from a falling of the horizontal synchronizing signal to a start of the window by bits 0 to 5 of the window register (address 00E2<sub>16</sub>; refer to Figure 27). The window ends according to the contents of the setting of the start bit position register (refer to Figure 25).

The count value of pulses in the window is stored in clock run-in register 1 (address 00E6<sub>16</sub>; refer to Figure 28). When this count value is 4 to 6, it is determined as a clock run-in. Accordingly, set the count value so that the window may start after the first pulse of the clock run-in (refer to Figure 29).

The contents to be set in the window register are written at a falling of the horizontal synchronizing signal. For this reason, even if an instruction for setting is executed, the contents of the register cannot be rewritten until a falling of the horizontal synchronizing signal.

Reference clock is counted in the period from a falling of the clock pulse set in bits 0 to 2 of the clock run-in detect register 2 (address 00E9<sub>16</sub>) to the next falling. The count value is stored in bits 3 to 7 of the clock run-in detect register 1 (address 00E8<sub>16</sub>) (When the count value exceeds "1F<sub>16</sub>," "1F<sub>16</sub>" is held). Read out these bits after the occurrence of a data slicer interrupt (refer to (11) Interrupt Request Generating Circuit).

Figure 30 shows the structure of clock run-in detect register 1.

**(9) Data clock generating circuit**

This circuit generates a data clock phase-synchronized with the start bit detected in the start bit detecting circuit.

Set the time from detection of the start bit to occurrence of the data clock in bits 3 to 7 of the clock run-in detect register 2 (address 00E9<sub>16</sub>).

The time to be set is represented by the following expression:

$$\text{Time} = (13 + \text{set value}) \times \text{reference clock period (at } X_{IN} = 8 \text{ MHz)}$$

For a data clock, 16 pulses are generated. When just 16 pulses have been generated, bit 7 of the data slicer control register is set to "1" (refer to Figure 18). When method 1 is already selected as a start bit detecting method, this bit becomes a logical product (AND) value with a clock run-in determination result by setting bit 7 of the start bit position register to "1."

When method 2 is already selected as a start bit detecting method and 16 pulses are generated of a data clock regardless of bit 7 of the start bit position register, this bit is set to "1." The contents of this bit are reset at a falling of the vertical synchronizing signal  $V_{sep}$ .




Fig. 27 Structure of window register




Fig. 28. Structure of clock run-in register 1




Fig. 29 Window setting




Fig. 30 Structure of clock run-in detect register 1

■ 6249828 0025758 032 ■

**M37266ME-XXXSP**  
**M37266EE-XXXSP, M37266EESP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

**(10) 16-bit Shift Register**

The caption data converted into a digital value by the comparator is stored into the 16-bit shift register in synchronization with the data clock. The contents of the high-order 8 bits of the stored caption data and the contents of the low-order 8 bits of the same data can be obtained by reading out the data register 2 (address 00E516) and data register 1 (address 00E416), respectively. These registers are reset to "0" at a falling of the vertical synchronizing signal. Read out data registers 1 and 2 after the occurrence of a data slicer interrupt (refer to (11) Interrupt Request Generating Circuit).

**(11) Interrupt Request Generating Circuit**

A data slicer interrupt request occurs concurrently with an end of the line specified in the caption position register (address 00E016), a falling of the composite sync signal. Read out the contents of data registers 1 and 2 and the contents of bits 3 to 7 of the clock run-in detect register 1 after the occurrence of a data slicer interrupt request.

**(12) Synchronizing Signal Counter**

The synchronizing signal counter counts the composite sync signal taken out from a video signal in the data slicer circuit or the vertical synchronizing signal  $V_{sep}$  as a count source. The count value in a certain time (T time) generated by  $f(X_{IN})/2^{13}$  or  $f(X_{IN})/2^{21}$  is stored into the 5-bit latch. Accordingly, the latch value changes in the cycle of T time. When the count value exceeds "1F16," "1F16" is stored into the latch.

The latch value can be obtained by reading out the sync pulse counter register (address 00EA16). A count source is selected by bit 5 of the sync pulse counter register. The count time (T time) varies depending on the selected count source.

When the Hsync signal has been selected as a reference clock source in the status which bit 1 of the data slicer control register 2 (address 00DF16) is set to "1," the synchronizing signal counter cannot be used. Figure 31 shows the structure of the sync pulse counter and Figure 32 shows the synchronizing signal counter block diagram.




Fig. 31 Sync pulse counter register




Fig. 32 Synchronizing signal counter block diagram

# M37266ME-XXXSP M37266EE-XXXSP, M37266EESP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

## MULTI-MASTER I<sup>2</sup>C-BUS INTERFACE

The multi-master I<sup>2</sup>C-BUS interface is a circuit for serial communications conformed with the Philips I<sup>2</sup>C-BUS data transfer format. This interface, having an arbitration lost detection function and a synchronous function, is useful for serial communications of the multi-master.

Figure 33 shows a block diagram of the multi-master I<sup>2</sup>C-BUS interface and Table 3 shows multi-master I<sup>2</sup>C-BUS interface functions.

This multi-master I<sup>2</sup>C-BUS interface consists of the I<sup>2</sup>C address register, the I<sup>2</sup>C data shift register, the I<sup>2</sup>C clock control register, the I<sup>2</sup>C control register, the I<sup>2</sup>C status register and other control circuits.

Table 3. Multi-master I<sup>2</sup>C-BUS interface functions

Item	Function
Format	In conformity with Philips I <sup>2</sup> C-BUS standard:
	10-bit addressing format
	7-bit addressing format
	High-speed clock mode Standard clock mode
Communication mode	In conformity with Philips I <sup>2</sup> C-BUS standard:
	Master transmission
	Master reception
	Slave transmission
	Slave reception
SCL clock frequency	16.1 kHz to 400 kHz (at $\phi = 4$ MHz)

$\phi$ : System clock =  $f(XIN)/2$

**Note:** We are not responsible for any third party's infringement of patent rights or other rights attributable to the use of the control function (bits 6 and 7 of the I<sup>2</sup>C control register at address 00F9<sub>16</sub>) for connections between the I<sup>2</sup>C-BUS interface and ports (SCL1, SCL2, SDA1, SDA2).




Fig. 33 Block diagram of multimaster I<sup>2</sup>C-BUS interface

6249828 0025760 790

# M37266ME-XXXSP

# M37266EE-XXXSP, M37266EESP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER  
and ON-SCREEN DISPLAY CONTROLLER

## (1) I<sup>2</sup>C Data Shift Register

The I<sup>2</sup>C data shift register (S0: address 00F61<sub>6</sub>) is an 8-bit shift register to store receive data and write transmit data.

When transmit data is written into this register, it is transferred to the outside from bit 7 in synchronization with the SCL clock, and each time one-bit data is output, the data of this register are shifted one bit to the left. When data is received, it is input to this register from bit 0 in synchronization with the SCL clock, and each time one-bit data is input, the data of this register are shifted one bit to the left.

The I<sup>2</sup>C data shift register is in a write enable status only when the ES0 bit of the I<sup>2</sup>C control register (address 00F91<sub>6</sub>) is "1." The bit counter is reset by a write instruction to the I<sup>2</sup>C data shift register. When both the ES0 bit and the MST bit of the I<sup>2</sup>C status register (address 00F81<sub>6</sub>) are "1," the SCL is output by a write instruction to the I<sup>2</sup>C shift register. Reading data from the I<sup>2</sup>C data shift register is always enabled regardless of the ES0 bit value.

**Note:** To write data into the I<sup>2</sup>C data shift register after setting the MST bit to "0" (slave mode), keep an interval of 8 machine cycles or more.

## (2) I<sup>2</sup>C Address Register

The I<sup>2</sup>C address register (address 00F71<sub>6</sub>) consists of a 7-bit slave address written in this register and a read/write bit. In the addressing mode, the slave address is compared with the address data to be received immediately after the START condition are detected.

### ■ Bit 0: Read/write bit (RBW)

Not used in the 7-bit addressing mode. In the 10-bit addressing mode, the first address data to be received is compared with the contents (SAD6 to SAD0 + RBW) of the I<sup>2</sup>C address register.

The RBW bit is cleared to "0" automatically when the stop condition is detected.

### ■ Bits 1 to 7: Slave address (SAD0–SAD6)

These bits store slave addresses. Regardless of the 7-bit addressing mode and the 10-bit addressing mode, the address data transmitted from the master is compared with the contents of these bits.




Fig. 34 Structure of I<sup>2</sup>C address register

## (3) I<sup>2</sup>C Clock Control Register

The I<sup>2</sup>C clock control register (address 00FA1<sub>6</sub>) is used to set ACK control, SCL mode and SCL frequency.

### ■ Bits 0 to 4: SCL frequency control bits (CCR0–CCR4)

These bits control the SCL frequency. Refer to Table 4.

### ■ Bit 5: SCL mode specification bit (FAST MODE)

This bit specifies the SCL mode. When this bit is set to "0," the standard clock mode is set. When the bit is set to "1," the high-speed clock mode is set.

### ■ Bit 6: ACK bit (ACK BIT)

This bit sets the SDA status when an ACK clock\* is generated. When this bit is set to "0," the ACK return mode is set and make SDA "L" at the occurrence of an ACK clock. When the bit is set to "1," the ACK non-return mode is set. The SDA is held in the "H" status at the occurrence of an ACK clock.

However, when the slave address matches the address data in the reception of address data at ACK BIT = "0," the SDA is automatically made "L" (ACK is returned). If there is a mismatch between the slave address and the address data, the SDA is automatically made "H" (ACK is not returned).

\*ACK clock: Clock for acknowledgement

### ■ Bit 7: ACK clock bit (ACK)

This bit specifies a mode of acknowledgment which is an acknowledgment response of data transmission. When this bit is set to "0," the no ACK clock mode is set. In this case, no ACK clock occurs after data transmission. When the bit is set to "1," the ACK clock mode is set and the master generates an ACK clock upon completion of each 1-byte data transmission. The device for transmitting address data and control data releases the SDA at the occurrence of an ACK clock (make SDA "H") and receives the ACK bit generated by the data receiving device.

**Note:** Do not write data into the I<sup>2</sup>C clock control register during transmitting. If data is written during transmitting, the I<sup>2</sup>C clock generator is reset, so that data cannot be transmitted normally.

**M37266ME-XXXSP**  
**M37266EE-XXXSP, M37266EESP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER




Fig. 35 Structure of I<sup>2</sup>C clock control register

Table 4. Set values of I<sup>2</sup>C clock control register and SCL frequency

Setting value of CCR4-CCR0					SCL frequency (at $\phi = 4\text{MHz}$ , unit: kHz)	
CCR4	CCR3	CCR2	CCR1	CCR0	Standard clock mode	High-speed clock mode
0	0	0	0	0	Setting disabled	Setting disabled
0	0	0	0	1	Setting disabled	Setting disabled
0	0	0	1	0	Setting disabled	Setting disabled
0	0	0	1	1	Setting disabled	333
0	0	1	0	0	Setting disabled	250
0	0	1	0	1	100	400 (Note)
0	0	1	1	0	83.3	166
⋮	⋮	⋮	⋮	⋮	500/CCR value	1000/CCR value
1	1	1	0	1	17.2	34.5
1	1	1	1	0	16.6	33.3
1	1	1	1	1	16.1	32.3

Note: At 400 kHz in the high-speed clock mode, the duty is 40%. In the other cases, the duty is 50%.

**(4) I<sup>2</sup>C Control Register**

The I<sup>2</sup>C control register (address 00F916) controls data communication format.

■ Bits 0 to 2: Bit counter (BC0-BC2)

These bits decide the number of bits for the next 1-byte data to be transmitted. An interrupt request signal occurs immediately after the number of bits specified with these bits are transmitted.

When a START condition is received, these bits become "0002" and the address data is always received in 8 bits.

■ Bit 3: I<sup>2</sup>C interface use enable bit (ES0)

This bit enables to use the multimaster I<sup>2</sup>C BUS interface. When this bit is set to "0," the use disable status is provided, so the SDA and the SCL become high-impedance.

When the bit is set to "1," use of the interface is enabled.

When ES0 = "0," the following is performed.

- PIN = "1," BB = "0" and AL = "0" are set (they are bits of the I<sup>2</sup>C status register at address 00F816).

- Writing data to the I<sup>2</sup>C data shift register (address 00F616) is disabled.

■ Bit 4: Data format selection bit (ALS)

This bit decides whether or not to recognize slave addresses. When this bit is set to "0," the addressing format is selected, so that address data is recognized. When a match is found between a slave address and address data as a result of comparison or when a general call (refer to "(5) I<sup>2</sup>C Status Register," bit 1) is received, transmission processing can be performed. When this bit is set to "1," the free data format is selected, so that slave addresses are not recognized.

■ Bit 5: Addressing format selection bit (10BIT SAD)

This bit selects a slave address specification format. When this bit is set to "0," the 7-bit addressing format is selected. In this case, only the high-order 7 bits (slave address) of the I<sup>2</sup>C address register (address 00F716) are compared with address data. When this bit is set to "1," the 10-bit addressing format is selected, all the bits of the I<sup>2</sup>C address register are compared with address data.

■ Bits 6 and 7: Connection control bits between I<sup>2</sup>C-BUS interface and ports (BSEL0, BSEL1)

These bits controls the connection between SCL and ports or SDA and ports (refer to Figure 36).

6249828 0025762 563



**M37266ME-XXXSP**  
**M37266EE-XXXSP, M37266EESP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER




Fig. 36 Connection port control by BSEL0 and BSEL1

**(5) I<sup>2</sup>C Status Register**

The I<sup>2</sup>C status register (address 00F616) controls the I<sup>2</sup>C-BUS interface status. The low-order 4 bits are read-only bits and the high-order 4 bits can be read out and written to.

■ Bit 0: Last receive bit (LRB)

This bit stores the last bit value of received data and can also be used for ACK receive confirmation. If ACK is returned when an ACK clock occurs, the LRB bit is cleared to "0." If ACK is not returned, this bit is set to "1." Except in the ACK mode, the last bit value of received data is input. The state of this bit is changed from "1" to "0" by executing a write instruction to the I<sup>2</sup>C data shift register (address 00F616).

■ Bit 1: General call detecting flag (AD0)

This bit is set to "1" when a general call\* whose address data is all "0" is received in the slave mode. By a general call of the master device, every slave device receives control data after the general call. The AD0 bit is cleared by detecting the stop condition or start condition.

\*General call: The master transmits the general call address "0016" to all slaves.

■ Bit 2: Slave address comparison flag (AAS)

This flag indicates a comparison result of address data.

- ① In the slave receive mode, when the 7-bit addressing format is selected, this bit is set to "1" in one of the following conditions.
  - The address data immediately after occurrence of a START condition matches the slave address stored in the high-order 7 bits of the I<sup>2</sup>C address register (address 00F716).
  - A general call is received.
- ② In the slave reception mode, when the 10-bit addressing format is selected, this bit is set to "1" with the following condition.
  - When the address data is compared with the I<sup>2</sup>C address register (8 bits consisted of slave address and RBW), the first bytes match.
- ③ The state of this bit is changed from "1" to "0" by executing a write instruction to the I<sup>2</sup>C data shift register (address 00F616).




Fig. 37 Structure of I<sup>2</sup>C control register

# M37266ME-XXXSP M37266EE-XXXSP, M37266EESP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER  
and ON-SCREEN DISPLAY CONTROLLER

## ■ Bit 3: Arbitration lost\* detecting flag (AL)

In the master transmission mode, when the SDA is made "L" by any other device, arbitration is judged to have been lost, so that this bit is set to "1." At the same time, the TRX bit is cleared to "0," so that immediately after transmission of the byte whose arbitration was lost is completed, the MST bit is cleared to "0." In the case arbitration is lost during slave address transmission, the TRX bit is cleared to "0" and the reception mode is set. Consequently, it becomes possible to receive and recognize its own slave address transmitted by another master device.

\*Arbitration lost: The status in which communication as a master is disabled.

## ■ Bit 4: I<sup>2</sup>C-BUS interface interrupt request bit (PIN)

This bit generates an interrupt request signal. Each time 1-byte data is transmitted, the state of the PIN bit changes from "1" to "0." At the same time, an interrupt request signal occurs to the CPU. The PIN bit is cleared to "0" in synchronization with a falling of the last clock (including the ACK clock) of an internal clock and an interrupt request signal occurs in synchronization with a falling of the PIN bit. When the PIN bit is "0," the SCL is kept in the "0" state and clock generation is disabled. Figure 39 shows an interrupt request signal generating timing chart.

The PIN bit is set to "1" in one of the following conditions.

- A write instruction is executed to the I<sup>2</sup>C data shift register (address 00F6<sub>16</sub>).
- The ESO bit is "0."
- At reset

The conditions in which the PIN bit is cleared to "0" are shown below:

- Immediately after completion of 1-byte data transmission (including when arbitration lost is detected)
- Immediately after completion of 1-byte data reception
- In the slave reception mode, with ALS = "0" and immediately after completion of slave address or general call address reception
- In the slave reception mode, with ALS = "1" and immediately after completion of address data reception

## ■ Bit 5: Bus busy flag (BB)

This bit indicates the status of use of the bus system. When this bit is set to "0," this bus system is not busy and a START condition can be generated. When this bit is set to "1," this bus system is busy and the occurrence of a START condition is disabled by the START condition duplication prevention function (Note).

This flag can be written by software only in the master transmission mode. In the other modes, this bit is set to "1" by detecting a start condition and cleared to "0" by detecting a STOP condition. When the ESO bit of the I<sup>2</sup>C control register (address 00F9<sub>16</sub>) is "0" and at reset, the BB flag is kept in the "0" state.

## ■ Bit 6: Communication mode specification bit (transfer direction specification bit: TRX)

This bit decides a direction of transfer for data communication. When this bit is "0," the reception mode is selected and the data of a transmitting device is received. When the bit is "1," the transmission mode is selected and address data and control data are output onto the SDA in synchronization with the clock generated on the SCL.

When the ALS bit of the I<sup>2</sup>C control register (address 00F9<sub>16</sub>) is "0" in the slave reception mode is selected, the TRX bit is set to "1" (transmit) if the least significant bit (R/W bit) of the address data transmitted by

the master is "1." When the ALS bit is "0" and the R/W bit is "0," the TRX bit is cleared to "0" (receive).

The TRX bit is cleared to "0" in one of the following conditions.

- Arbitration lost is detected.
- A STOP condition is detected.
- Occurrence of a START condition is disabled by the START condition duplication preventing function (Note).
- MST = "0" and a START condition is detected.
- MST = "0" and ACK non-return is detected.
- At reset

## ■ Bit 7: Communication mode specification bit (master/slave specification bit: MST)

This bit is used for master/slave specification for data communication. When this bit is "0," the slave is specified, so that a START condition and a STOP condition generated by the master are received, and data communication is performed in synchronization with the clock generated by the master. When this bit is "1," the master is specified and a START condition and a STOP condition are generated, and also the clocks required for data communication are generated on the SCL.

The MST bit is cleared to "0" in one of the following conditions.

- Immediately after completion of 1-byte data transmission when arbitration lost is detected
- A STOP condition is detected.
- Occurrence of a START condition is disabled by the START condition duplication preventing function (Note).
- At reset

**Note:** The START condition duplication prevention function disables the occurrence of a START condition generation, reset of bit counter and SCL output when the following condition is satisfied:

- a START condition is set by another master device.

6249828 0025764 336

**M37266ME-XXXSP**  
**M37266EE-XXXSP, M37266EESP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER




Fig. 38 Structure of I<sup>2</sup>C status register




Fig. 39 Interrupt request signal generating timing

**(6) START Condition Generating Method**

When the ES0 bit of the I<sup>2</sup>C control register (address 00F916) is "1," execute a write instruction to the I<sup>2</sup>C status register (address 00F816) and set the MST, TRX and BB bits to "1," and then a START condition occurs. After that, the bit counter becomes "0002" and an SCL for 1 byte is output. The START condition generating timing and BB bit set timing are different in the standard clock mode and the high-speed clock mode. Refer to Figure 40, the START condition generating timing diagram, and Table 5, the START condition/STOP condition generating timing table.




Fig. 40 Start condition generating timing diagram

**(7) STOP Condition Generating Method**

When the ES0 bit of the I<sup>2</sup>C control register (address 00F916) is "1," execute a write instruction to the I<sup>2</sup>C status register (address 00F816) and set the MST bit and the TRX bit to "1" and the BB bit to "0". Then a STOP condition occurs. The STOP condition generating timing and the BB flag reset timing are different in the standard clock mode and the high-speed clock mode. Refer to Fig. 41, the STOP condition generating timing diagram, and Table 5, the START condition/STOP condition generating timing table.




Fig. 41 Stop condition generating timing diagram

Table 5. START condition/STOP condition generating timing table

Item	Standard clock mode	High-speed clock mode
Setup time	5.0 $\mu$ s (20 cycles)	2.5 $\mu$ s (10 cycles)
Hold time	5.0 $\mu$ s (20 cycles)	2.5 $\mu$ s (10 cycles)
Set/reset time for BB flag	3.0 $\mu$ s (12 cycles)	1.5 $\mu$ s (6 cycles)

**Note:** Absolute time at  $\phi = 4$  MHz. The value in parentheses denotes the number of  $\phi$  cycles.

6249828 0025765 272

# M37266ME-XXXSP M37266EE-XXXSP, M37266EESP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

## (8) START/STOP Condition Detecting Conditions

The START/STOP condition detecting conditions are shown in Figure 42 and Table 6. Only when the 3 conditions of Table 6 are satisfied, a START/STOP condition can be detected.

**Note:** When a STOP condition is detected in the slave mode (MST = 0), an interrupt request signal IICIRQ occurs to the CPU.




Fig. 42 START condition/STOP condition detecting timing diagram

Table 6. START condition/STOP condition detecting conditions

Standard clock mode	High-speed clock mode
6.5 $\mu$ s (26 cycles) < SCL release time	1.0 $\mu$ s (4 cycles) < SCL release time
3.25 $\mu$ s (13 cycles) < Setup time	0.5 $\mu$ s (2 cycles) < Setup time
3.25 $\mu$ s (13 cycles) < Hold time	0.5 ms (2 cycles) < Hold time

**Note:** Absolute time at  $\phi = 4$  MHz. The value in parentheses denotes the number of  $\phi$  cycles.

## (9) Address Data Communication

There are two address data communication formats, namely, 7-bit addressing format and 10-bit addressing format. The respective address communication formats is described below.

### ① 7-bit addressing format

To meet the 7-bit addressing format, set the 10BIT SAD bit of the I<sup>2</sup>C control register (address 00F9<sub>16</sub>) to "0." The first 7-bit address data transmitted from the master is compared with the high-order 7-bit slave address stored in the I<sup>2</sup>C address register (address 00F7<sub>16</sub>). At the time of this comparison, address comparison of the RBW bit of the I<sup>2</sup>C address register (address 00F7<sub>16</sub>) is not made. For the data transmission format when the 7-bit addressing format is selected, refer to Figure 43, (1) and (2).

### ② 10-bit addressing format

To meet the 10-bit addressing format, set the 10BIT SAD bit of the I<sup>2</sup>C control register (address 00F9<sub>16</sub>) to "1." An address comparison is made between the first-byte address data transmitted from the master and the 7-bit slave address stored in the I<sup>2</sup>C address register (address 00F7<sub>16</sub>). At the time of this comparison, an address comparison between the RBW bit of the I<sup>2</sup>C address register (address 00F7<sub>16</sub>) and the R/W bit which is the last bit of the address data transmitted from the master is made. In the 10-bit addressing mode, the R/W bit which is the last bit of the address data not only specifies the direction of communication for control data but also is processed as an address data bit.




Fig. 43 Address data communication format

**M37266ME-XXXSP**  
**M37266EE-XXXSP, M37266EESP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER  
 and ON-SCREEN DISPLAY CONTROLLER

When the first-byte address data matches the slave address, the AAS bit of the I<sup>2</sup>C status register (address 00F8<sub>16</sub>) is set to "1." After the second-byte address data is stored into the I<sup>2</sup>C data shift register (address 00F6<sub>16</sub>), make an address comparison between the second-byte data and the slave address by software. When the address data of the 2 bytes matches the slave address, set the RBW bit of the I<sup>2</sup>C address register (address 00F7<sub>16</sub>) to "1" by software. This processing can match the 7-bit slave address and R/W data, which are received after a RESTART condition is detected, with the value of the I<sup>2</sup>C address register (address 00F7<sub>16</sub>). For the data transmission format when the 10-bit addressing format is selected, refer to Figure 43, (3) and (4).

**(10) Example of Master Transmission**

An example of master transmission in the standard clock mode, at the SCL frequency of 100 kHz and in the ACK return mode is shown below.

- ① Set a slave address in the high-order 7 bits of the I<sup>2</sup>C address register (address 00F7<sub>16</sub>) and "0" in the RBW bit.
- ② Set the ACK return mode and SCL = 100 kHz by setting "85<sub>16</sub>" in the I<sup>2</sup>C clock control register (address 00FA<sub>16</sub>).
- ③ Set "10<sub>16</sub>" in the I<sup>2</sup>C status register (address 00F8<sub>16</sub>) and hold the SCL at the "H" level.
- ④ Set a communication enable status by setting "48<sub>16</sub>" in the I<sup>2</sup>C control register (address 00F9<sub>16</sub>).
- ⑤ Set the address data of the destination of transmission in the high-order 7 bits of the I<sup>2</sup>C data shift register (address 00F6<sub>16</sub>) and set "0" in the least significant bit.
- ⑥ Set "F0<sub>16</sub>" in the I<sup>2</sup>C status register (address 00F8<sub>16</sub>) to generate a START condition. At this time, an SCL for 1 byte and an ACK clock automatically occurs.
- ⑦ Set transmit data in the I<sup>2</sup>C data shift register (address 00F6<sub>16</sub>). At this time, an SCL clock and an ACK clock automatically occurs.
- ⑧ When transmitting control data of more than 1 byte, repeat step⑦.
- ⑨ Set "D0<sub>16</sub>" in the I<sup>2</sup>C status register (address 00F8<sub>16</sub>). After this, if ACK is not returned or transmission ends, a STOP condition occurs.

⑥ When all transmitted addresses are "0" (general call), ADO of the I<sup>2</sup>C status register (address 00F8<sub>16</sub>) is set to "1" and an interrupt request signal occurs.

When the transmitted addresses match the address set in ①, ASS of the I<sup>2</sup>C status register (address 00F8<sub>16</sub>) is set to "1" and an interrupt request signal occurs.

In the cases other than the above, ADO and AAS of the I<sup>2</sup>C status register (address 00F8<sub>16</sub>) are set to "0" and no interrupt request signal occurs.

- ⑦ Set dummy data in the I<sup>2</sup>C data shift register (address 00F6<sub>16</sub>).
- ⑧ When receiving control data of more than 1 byte, repeat step ⑦.
- ⑨ When a STOP condition is detected, the communication ends.

**(11) Example of Slave Reception**

An example of slave reception in the high-speed clock mode, at the SCL frequency of 400 kHz, in the ACK non-return mode and using the addressing format is shown below.

- ① Set a stop address in the high-order 7 bits of the I<sup>2</sup>C address register (address 00F7<sub>16</sub>) and "0" in the RBW bit.
- ② Set the no ACK clock mode and SCL = 400 kHz by setting "25<sub>16</sub>" in the I<sup>2</sup>C clock control register (address 00FA<sub>16</sub>).
- ③ Set "10<sub>16</sub>" in the I<sup>2</sup>C status register (address 00F8<sub>16</sub>) and hold the SCL at the "H" level.
- ④ Set a communication enable status by setting "48<sub>16</sub>" in the I<sup>2</sup>C control register (address 00F9<sub>16</sub>).
- ⑤ When a START condition is received, an address comparison is made.

— ■ 6249828 0025767 045 ■ —

# M37266ME-XXXSP M37266EE-XXXSP, M37266EESP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

## CRT DISPLAY FUNCTIONS

Table 7 outlines the CRT display functions of the M37266ME-XXXSP. The M37266ME-XXXSP incorporates a CRT display control circuit of 34 characters × 4 lines. CRT display is controlled by the CRT display control register.

Up to 256 kinds of characters can be displayed, and colors can be specified for each character. A combination of up to 7 colors can be obtained by using each output signal (R, G, and B).

Table 7. Outline of CRT display functions

Item	Efficiency	
Number of display character	34 characters × 4 lines (maximum 16 lines)	
Character configuration	CCD mode : 8 × 13 dots OSD mode : 8 × 10 dots (Character : 8 × 10 dots in both modes)	
Kinds of character	256 kinds	
Character size	5 kinds	
Color	Kinds of color	maximum 7 kinds
	Coloring unit	A character
Extension display	Possible (multiline display)	
Attribute	Italic, underline, flash	
Text display	15 lines	
Raster coloring	Possible (maximum 8 kinds)	
Smooth Roll-up	Possible	
Character background coloring	Possible (a screen unit, maximum 7 kinds) Switching to character color is possible	
Mixing	Mixing of external and internal R, G, B, OUT1 signal is possible	

The character area for one character is 8 × 13 dots. However, as a 2-dot blank and an 1-dot underline area are provided in the vertical direction, the display character consist of 8 × 10 dots. When 1 dot is used as a space with an adjacent character in the horizontal direction, the display character has a structure of 7 × 10 dots. There is also a rounding function of 6 × 9 dots shifted by 1/2 inside the said structure of 7 × 10 dots, so this function permits display of a smooth character pattern (refer to Figure 44).

The following shows the procedure how to display characters on the CRT screen.

- ① Specify the display mode by using the display mode register.
- ② Write the display character code and attribute code to the RAM for display.
- ③ Specify the vertical position by using the vertical position register.
- ④ Specify the character size by using the character size register.
- ⑤ Specify the horizontal position by using the horizontal position register.
- ⑥ Write the display enable bit to the designated block display flag of the CRT control register. When this is done, the CRT starts operation according to the input of the VSYNC signal.

Figure 45 shows a block diagram of the CRT display control circuit. Figure 46 shows the structure of the CRT display control register. And the mixing circuit is built-in that can be output the signal mixed external color signals with internal color signals, so that the CRT display can be controlled by the 2-chip constructed system. The display in the area subsequent to an arbitrary scanning line can be concealed by masking the display screen area. Using this function and decrementing the vertical position register in each vertical synchronization period by software can smoothly roll-up (Smooth Roll-up) the display screen.




Fig. 44 CRT display character configuration

6249828 0025768 T81

**M37266ME-XXXSP**  
**M37266EE-XXXSP, M37266EESP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER  
 and ON-SCREEN DISPLAY CONTROLLER




Fig. 45 CRT display control circuit block diagram

6249828 0025769 918

**M37266ME-XXXSP**  
**M37266EE-XXXSP, M37266EESP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER




Fig. 46 Structure of CRT control register




Fig. 47 Structure of display mode register

**(1) Display Position**

Character display position is specified in units called blocks. There are 4 blocks – block 1 to block 4 – and each block can hold up to 34 characters (for details, refer to (5) Memory for Display).

The display position of each block can be set horizontally and vertically by software.

Horizontal positions can be selected for all blocks in common from 128-steps in 4Tc units (Where Tc : display oscillation period).

Vertical display positions can be selected for each block from 512-steps in single scanning line units.

Blocks are displayed in conformance with the following rules:


- ① When the display position is overlapped with another block (Figure 48, (b)), a lower block number (1-4) is displayed on the front.
- ② When another block display position appears while one block is displayed, the block with a larger set value as the vertical display start position is displayed.
- ③ In the case of a block (block 1 or 2) for which "priority display" is already set by the priority display control register, this block is displayed with top priority regardless of ① and ② above (Figure 48, (d)).
- ④ In the case both blocks are of "priority display", they are displayed in conformance with rule of ②. For the priority display function, refer to (13) Priority Function.

6249828 0025770 63T




**M37266ME-XXXSP**  
**M37266EE-XXXSP, M37266EESP**


SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER  
 and ON-SCREEN DISPLAY CONTROLLER




(a) Example when each block is separated



(b) Example when block 3 overlaps with block 1



(c) Example when block 3 overlaps in process of block 1 (block 1 is set to "no priority display")



(d) Example when block 3 overlaps in process of block 1 (block 1 is set to "priority display")

Note : CVX (X : 1 to 5) indicates the contents of vertical position registers.

Fig. 48 Display position

6249828 0025771 576

# M37266ME-XXXSP M37266EE-XXXSP, M37266EESP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

The display position in the vertical direction is determined by counting the horizontal sync signal (Hsync). At this time, it starts to count the rising edge (falling edge) of Hsync signal from after about 1 machine cycle of rising edge (falling edge) of Vsync signal. So interval from rising (falling) of Vsync signal to rising (falling) of Hsync signal needs enough time (2 machine cycles or more) for avoiding jitter. The polarity of Hsync and Vsync signals can select with the CRT input polarity register (address 0211<sub>16</sub>). For details, refer to (11) CRT Output Pin Control.

**Note:** When bits 0 and 1 of the CRT input polarity register (address 0211<sub>16</sub>) are set to "1" (negative polarity), the vertical position is determined by counting falling edge of Hsync signal after rising edge of Vsync control signal in the microcomputer (refer to Figure 49).




Fig. 49 Supplement explanation for display position

Vertical positions for each block can be set in 512 steps (where each step is one scanning line) as values 00<sub>16</sub> to FF<sub>16</sub> in vertical position registers 1 to 4 (addresses 00D2<sub>16</sub> to 00D5<sub>16</sub>) and values 0<sub>16</sub> to F<sub>16</sub> in bits 0 to 3 of vertical position register 5 (address 00D6<sub>16</sub>). The structures of the vertical position registers are shown in Figure 50.




Fig. 50 Structure of vertical position registers

The horizontal position is common to all blocks, and can be set in 128 steps (where 1 step is 4T<sub>c</sub>, T<sub>c</sub> being the display oscillation period) as values 00<sub>16</sub> to 7F<sub>16</sub> in the horizontal position register (address 00D1<sub>16</sub>). The structure of the horizontal position register is shown in Figure 51.




Fig. 51 Structure of horizontal position register

**M37266ME-XXXSP**  
**M37266EE-XXXSP, M37266EESP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER  
 and ON-SCREEN DISPLAY CONTROLLER

**(2) Character Size**

The size of characters to be displayed can be selected from 5 sizes for each block. Use the character size register (addresses 00D7<sub>16</sub> and 00D8<sub>16</sub>) to set a character size. The character size of block 1 can be specified by using bits 0, 1 and 2 in the character size register 1; the character size of block 2 can be specified by using bits 4, 5 and 6; the character size of block 3 can be specified by using bits 0, 1 and 2 in the character size register 2; the character size of block 4 can be specified by using bits 4, 5 and 6. Figure 52 shows the structure of the character size register.

The character size can be selected from 3 sizes: minimum size, medium size and large size. Each character size is determined by the number of scanning lines in the height (vertical) direction and the cycle of display oscillation (=Tc) in the width (horizontal) direction.

The minimum size consists of [1 scanning line] × [2 Tc]; the medium size consists of [2 scanning lines] × [4 Tc]; and the large size consists of [4 scanning lines] × [8 Tc]. The medium and large 1/2 times size in the horizontal direction can be selected by setting bit 2 of each character size register to "1". When 1 scanning line is selected as the vertical size (minimum size), the phase difference determination display\* is performed. Table 8 shows the relation between the set values in the character size register and the character sizes.




Fig. 52 Structure of character size register




Fig. 53 Display start positions (horizontal) for each character size

# M37266ME-XXXSP M37266EE-XXXSP, M37266EESP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER  
and ON-SCREEN DISPLAY CONTROLLER

Table 8. Relation between set values of character size register and character size

Set values of character size register			Character size	Width (horizontal) direction: Tc : oscillating cycle for display	Height (vertical) direction scanning lines
csn2	csn1	csn0			
0	0	0	Minimum (phase difference determination display)	2Tc	1
0	0	1	Medium	4Tc	2
0	1	0	Large	8Tc	4
0	1	1	Do not set		
1	0	0	Do not set		
1	0	1	Medium (1/2 in horizontal)	2Tc	2
1	1	0	Large (1/2 in horizontal)	4Tc	4
1	1	1	Do not set		

**Notes 1:** The display start position in the horizontal direction is not affected by the character size. In other words, the horizontal start display position is common to all blocks even when the character size varies with each block (refer to Figure 53).

**2:** Even if the value of the character size register is rewritten during display, the display screen remains unchanged until a rising (falling) of the next V<sub>sync</sub>.

### (3) Phase difference determination display

The phase difference determination function determines whether a synchronizing signal of interlacing system is in an in-phase field or an out-of-phase field through differences in their waveform, and displays a 1-character font in both fields.

In the following, the phase difference determination standard for the case where both the horizontal sync signal and the vertical sync signal are negative-polarity inputs will be explained. A phase difference is determined by detecting the time from a falling edge of the horizontal sync signal until a falling edge of the V<sub>sync</sub> control signal (refer to Figure 49.) in the microcomputer and then comparing this time with the time of the previous field. When the time is longer than the comparing time, it is regarded as out-of-phase. When the time is shorter, it is regarded as in-phase. A 1-character font can be displayed in both fields by displaying 1 dot in the out-of-phase field and displaying 1 dot in the in-phase field.

The phase difference determination flag changes when a rising edge of the V<sub>sync</sub> control signal in the microcomputer is detected.

The contents of this field can be read out by the phase difference determination flag (bit 5 of the display mode register at address 00CF16). A display font is specified by bit 4 of the display mode register to select a phase with which the split font is to be displayed (refer to Figure 54).

However, the phase difference determination flag read out from the CPU is fixed to "0" at in-phase or "1" at out-of-phase, regardless of the value of the display font specification bit.

# M37266ME-XXXSP M37266EE-XXXSP, M37266EESP


SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER  
and ON-SCREEN DISPLAY CONTROLLER

Both Hsync signal and Vsync signal are negative-polarity input

Hsync		Phase	Phase difference determination flag (Note)	Display font specification bit	Display font
Vsync control signal in microcomputer	(n-1) field (Odd-numbered)				
	(n) field (Even-numbered)	Out-of-phase	1 ( $T2 > T1$ )	0 1	<input checked="" type="checkbox"/> part <input type="checkbox"/> part
	(n+1) field (Odd-numbered)	In-phase	0 ( $T1 < T2$ )	0 1	<input type="checkbox"/> part <input checked="" type="checkbox"/> part

When using the phase difference determination flag, be sure to set bit 0 of the PWM mode register1 (address 020A16) to "0."

Main dot



Note: The phase difference determination flag changes at a rising edge of the Vsync control signal (negative-polarity input) in the microcomputer.

Fig. 54 Relation between phase difference determination flag and display font

6249828 0025775 111

**M37266ME-XXXSP**  
**M37266EE-XXXSP, M37266EESP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

**(4) Clock for Display**

As a clock for display to be used for CRT display, it is possible to select one of the following 3 types.

- Clock output from the data slicer
- Main clock supplied from the X<sub>IN</sub> pin
- Clock from the LC oscillator supplied from the pins OSC1 and OSC2.

This clock for display can be selected for each block by the display clock selection register (address 00D9<sub>16</sub>, 00DA<sub>16</sub>). A variety of character sizes can be obtained by combining character sizes with clocks for display. When selecting the clock from the LC oscillator as a clock for display, set bits 7 and 6 of the mixing control register (address 0213<sub>16</sub>) to "1" and "0," respectively.

When selecting the main clock, set the oscillation frequency to 8 MHz.




Fig. 55 Structure of display clock selection register

# M37266ME-XXXSP M37266EE-XXXSP, M37266EESP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER  
and ON-SCREEN DISPLAY CONTROLLER

## (5) Memory for Display

There are two types of memory for display : CRT display ROM (addresses  $10000_{16}$  to  $123FF_{16}$ ) which contains previously stored (masked) character dot data, and CRT display RAM (addresses  $0E00_{16}$  to  $0FE_{16}$ ) which specifies characters and colors to be displayed. These memory types are described below.

### ① ROM for display (addresses $10000_{16}$ to $123FF_{16}$ )

The CRT display ROM contains dot pattern data for display characters. To display these stored characters in operation, specify character codes (code determined based on addresses in CRT display ROM), which are specific to those characters, by writing them to the CRT display RAM. Since the CRT display ROM has contains 4864 bytes and the data for one character takes up 19 bytes, 256 characters can be stored.

Within the CRT display ROM area, data for main dot font of each character that is [8 dots high] × [8 dots wide] is stored at addresses  $1000X_{16}$  to  $10FFX_{16}$  (where  $X = 0, 2, 4, 6, 8, A, C, E$ ), data for rounding of each character that is [8 dots high] × [8 dots wide] is stored at  $1000Y_{16}$  to  $10FFY_{16}$  (where  $Y = 1, 3, 5, 7, 9, B, D, F$ ), data for part of each character that is [2 dots high] × [8 dots wide] is stored at addresses  $1200M_{16}$  to  $123FM_{16}$  (where  $M = 0, 2, 4, 6, 8, A, C, E$ ), and data for part of each character that is [2 dots high] × [8 dots wide] is stored at  $1200N_{16}$  to  $123FN_{16}$  (where  $N = 1, 3, 5, 7, 9, B, D, F$ ), as shown in Figure 56.




Fig. 56 Storage format of display characters

**M37266ME-XXXSP**  
**M37266EE-XXXSP, M37266EESP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER  
 and ON-SCREEN DISPLAY CONTROLLER

Table 9. Character code chart (Partially abbreviated)

Character code	Character data storage address			
	Main dots		Rounding 8 dots	
	Upper 8 dots	Lower 2 dots	Upper 8 dots	Lower 2 dots
00 <sub>16</sub>	10000 <sub>16</sub>	12000 <sub>16</sub>	10001 <sub>16</sub>	12001 <sub>16</sub>
	10002 <sub>16</sub>	12002 <sub>16</sub>	10003 <sub>16</sub>	12003 <sub>16</sub>
	10004 <sub>16</sub>		10005 <sub>16</sub>	
	10006 <sub>16</sub>		10007 <sub>16</sub>	
	10008 <sub>16</sub>		10009 <sub>16</sub>	
	1000A <sub>16</sub>		1000B <sub>16</sub>	
	1000C <sub>16</sub>		1000D <sub>16</sub>	
	1000E <sub>16</sub>		1000F <sub>16</sub>	
01 <sub>16</sub>	10010 <sub>16</sub>	12004 <sub>16</sub>	10011 <sub>16</sub>	12005 <sub>16</sub>
	10012 <sub>16</sub>	12006 <sub>16</sub>	10013 <sub>16</sub>	12007 <sub>16</sub>
	10014 <sub>16</sub>		10015 <sub>16</sub>	
	10016 <sub>16</sub>		10017 <sub>16</sub>	
	10018 <sub>16</sub>		10019 <sub>16</sub>	
	1001A <sub>16</sub>		1001B <sub>16</sub>	
	1001C <sub>16</sub>		1001D <sub>16</sub>	
	1001E <sub>16</sub>		1001F <sub>16</sub>	
⋮	⋮	⋮	⋮	
FF <sub>16</sub>	10FF2 <sub>16</sub>	123FC <sub>16</sub>	10FF1 <sub>16</sub>	123FD <sub>16</sub>
	10FF4 <sub>16</sub>	123FE <sub>16</sub>	10FF3 <sub>16</sub>	123FF <sub>16</sub>
	10FF6 <sub>16</sub>		10FF5 <sub>16</sub>	
	10FF8 <sub>16</sub>		10FF7 <sub>16</sub>	
	10FFA <sub>16</sub>		10FF9 <sub>16</sub>	
	10FFC <sub>16</sub>		10FFB <sub>16</sub>	
	10FFE <sub>16</sub>		10FFD <sub>16</sub>	
			10FFF <sub>16</sub>	

Each character code used when specifying display characters is defined as n<sub>16</sub> (where n = 0 to FF), and is determined based on the address in CRT display ROM that contains the data for that character (refer to the storage format of display character shown in Figure 56). The character codes are listed in Table 9.

② RAM for display (addresses 0E00<sub>16</sub> to 0FE1<sub>16</sub>)

The CRT display RAM is allocated at addresses 0E00<sub>16</sub> to 0FE1<sub>16</sub>, and is divided into a display character code specification part and a display attribute code part for each block. The contents of this area are shown in Table 10.

For example, to display one character at the first character position (the left edge) of block 1, write the character code to address 0E00<sub>16</sub>, and write the attribute code to address 0F00<sub>16</sub>. For details of the attribute codes, refer to section (6) Attribute code. The structure of the CRT display RAM is shown in Figure 57.



**M37266ME-XXXSP**  
**M37266EE-XXXSP, M37266EESP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER  
 and ON-SCREEN DISPLAY CONTROLLER

Table 10. Contents of CRT display RAM

Block	Display position (from left side)	Character code specification	Attribute code
Block 1	1st character	0E00 <sub>16</sub>	0F00 <sub>16</sub>
	2nd character	0E01 <sub>16</sub>	0F01 <sub>16</sub>
	3rd character	0E02 <sub>16</sub>	0F02 <sub>16</sub>
	⋮	⋮	⋮
	32th character	0E1F <sub>16</sub>	0F1F <sub>16</sub>
	33th character	0E20 <sub>16</sub>	0F20 <sub>16</sub>
	34th character	0E21 <sub>16</sub>	0F21 <sub>16</sub>
Not used		0E22 <sub>16</sub> to 0E3F <sub>16</sub>	0F22 <sub>16</sub> to 0F3F <sub>16</sub>
Block 2	1st character	0E40 <sub>16</sub>	0F40 <sub>16</sub>
	2nd character	0E41 <sub>16</sub>	0F41 <sub>16</sub>
	3rd character	0E42 <sub>16</sub>	0F42 <sub>16</sub>
	⋮	⋮	⋮
	32th character	0E5F <sub>16</sub>	0F5F <sub>16</sub>
	33th character	0E60 <sub>16</sub>	0F60 <sub>16</sub>
	34th character	0E61 <sub>16</sub>	0F61 <sub>16</sub>
Not used		0E62 <sub>16</sub> to 0E7F <sub>16</sub>	0F62 <sub>16</sub> to 0F7F <sub>16</sub>
Block 3	1st character	0E80 <sub>16</sub>	0F80 <sub>16</sub>
	2nd character	0E81 <sub>16</sub>	0F81 <sub>16</sub>
	3rd character	0E82 <sub>16</sub>	0F82 <sub>16</sub>
	⋮	⋮	⋮
	32th character	0E9F <sub>16</sub>	0F9F <sub>16</sub>
	33th character	0EA0 <sub>16</sub>	0FA0 <sub>16</sub>
	34th character	0EA1 <sub>16</sub>	0FA1 <sub>16</sub>
Not used		0EA2 <sub>16</sub> to 0EBF <sub>16</sub>	0FA2 <sub>16</sub> to 0FBF <sub>16</sub>
Block 4	1st character	0EC0 <sub>16</sub>	0FC0 <sub>16</sub>
	2nd character	0EC1 <sub>16</sub>	0FC1 <sub>16</sub>
	3rd character	0EC2 <sub>16</sub>	0FC2 <sub>16</sub>
	⋮	⋮	⋮
	32th character	0EDF <sub>16</sub>	0FDF <sub>16</sub>
	33th character	0EE0 <sub>16</sub>	0FE0 <sub>16</sub>
	34th character	0EE1 <sub>16</sub>	0FE1 <sub>16</sub>

■ 6249828 0025779 867 ■

**M37266ME-XXXSP**  
**M37266EE-XXXSP, M37266EESP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER  
 and ON-SCREEN DISPLAY CONTROLLER




Fig. 57 Structure of CRT display RAM

■ 6249828 0025780 589 ■

**M37266ME-XXXSP**  
**M37266EE-XXXSP, M37266EESP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

**(6) Attribute Code**

Regarding display colors, three color outputs, R, G and B, are turned on and off by controlling of the low-order 3 bits of the attribute code to display 8 color types for each character. This attribute code can be set for each character, so 7 colors can be displayed.

Whether the OUT1 pin outputs or not is switched by bit 3 of the attribute code. When the OUT1 pin outputs, which of the character output or character area OUT1 blank output is switched for each block by the OUT control register (address 0210<sub>16</sub>) (refer to Figure 58). However, when the solid space auto-generating function is turned on, the character area blank output may be selected regardless of the above bit. For the solid space auto-generating function, refer to (7) Automatic Solid Space Function.

Whether OUT2 pin outputs or not is switched by bit 7 of the attribute code. When the OUT2 pin outputs, the same waveform as the character area OUT1 blank output is output.

Bits 4 to 6 of the attribute code control turning on and off flash, underline and italic respectively. Figure 59 shows an example of italic and underline and italic respectively. Figure 59 shows an example of italic and underline display in the case where "A" is displayed with 7 × 9 dots.

Italic is formed by slanting the font stored in the display ROM to the upper right. As shown in Figure 59 (c) and (d), when italic is specified, the font overlaps in the right-adjacent character area. In the overlapped area, the display color of the left-hand character has priority. The 1st character and 34th character of each block cannot be displayed in italic.

For flash, the flash period can be changed by bit 6 of the OUT control register. However, in the flashing status, the duty is fixed at 75%. The on/off of OUT1 and OUT2 flash can be selected by bits 4 and 5, respectively.

An underline is output at the 12th dot in the vertical direction in the CCD mode. Underline specified only in the CCD mode.

Flash and italic can be specified in both modes.

Figure 60 shows the structure of the attribute code and Figure 61 shows the structure of the OUT control register.

	Bit3 of attribute code	Bits 0 to 3 of OUT control register	Function	Output example (between A and A')
(1)	0	X	No OUT1 output	R, G, B OUT1
(2)	1	0	OUT1 output Character output	R, G, B OUT1
(3)	1	1	OUT1 output Character area OUT1 blank output	R, G, B OUT1




Fig. 58 Switch between character output and character area blank output

**M37266ME-XXXSP**  
**M37266EE-XXXSP, M37266EESP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER  
 and ON-SCREEN DISPLAY CONTROLLER




Fig. 59 Example of attribute display (in CGD mode)

■ 6249828 0025782 351 ■

**M37266ME-XXXSP**  
**M37266EE-XXXSP, M37266EESP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER  
 and ON-SCREEN DISPLAY CONTROLLER




Fig. 60 Structure of attribute code




Fig. 61 Structure of OUT control register

















**M37266ME-XXXSP**  
**M37266EE-XXXSP, M37266EESP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

When italic is specified as the attribute code, the blank output area, background colored area and flash (on/off) area vary depending on the display mode. In the OSD mode, if italic is specified for a character, all switch timing of the blank output, background color and flash for the character on the right side of this character becomes italic display format.

In the CCD mode, even if italic is specified, all switch timing of the blank output, background color and flash does not become an italic display format but may remain in ordinary font. The following table shows an example of the case where the character "B" is displayed in blue and the background is displayed in red. Figure 62 shows an example of combined display of italic font and ordinary font.

Table 11. Italic display correspondence table

		CCD mode		OSD mode	
		8 dots  13 dots		8 dots  10 dots	
		OUT1 control		Set bit 3 of attribute code to "1"	
		Character output	Blank output	Character output	Blank output
		OUT1 output area  Video signal and character color (blue) are not mixed.	 Video signal is not displayed in blank area.	 Video signal and character color (blue) are not mixed.	 Video signal is not displayed in blank area.
Background color		 TV image is displayed on the character background.	 TV image of character background is not displayed.	 TV image is displayed on the character background.	 TV image of character background is not displayed.
	Color switching	This function is not available.	 TV image of character background is not displayed.	This function is not available.	 TV image of character background is not displayed.
Flash					

- Notes: 1. The portion "B" in which character dots are displayed is not mixed with any TV video signal.  
 2. The wavy-lined arrows in the Table denote video signals.  
 3. For background color and color switching, refer to (9) Character background coloring function.

**M37266ME-XXXSP**  
**M37266EE-XXXSP, M37266EESP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

Table 11. Italic display correspondence table (continued)

		CCD mode		OSD mode	
		OUT2 control		Set bit 7 of attribute code to "1"	
		OUT1 = Character output	OUT1 = Blank output	OUT1 = Character output	OUT1 = Blank output
		OUT2 output area	Black (OUT2 output area)	OUT2 output area	Black (OUT2 output area)
		<p>Blue</p> <p>TV image is displayed on the character background.</p>	<p>Blue</p> <p>Video signal is not displayed in blank area.</p>	<p>Blue</p> <p>TV image is displayed on the character background.</p>	<p>Blue</p> <p>Video signal is not displayed in blank area.</p>
Flash			<p>Blank flash area</p> <p>Character flashing area</p>		

Notes: 1. The portion "B" in which character dots are displayed is not mixed with any TV video signal.  
 2. The wavy-lined arrows in the Table denote video signals.




Fig. 62 Example of combined display of Italic font and ordinary font

6249828 0025785 060

# M37266ME-XXXSP M37266EE-XXXSP, M37266EESP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

## (7) Multiline Display

The M37266ME-XXXSP can ordinarily display 4 lines of characters, in 4 blocks with different vertical positions.

In addition, 5 lines or more can be displayed by using CRT interrupts. In CRT interrupt processing, rewrite the vertical position and CRT display RAM.

A CRT interrupt is a function that generates an interrupt at the point at which each block has been completed. In other words, when a scanning line reaches the point of the display position (specified by the vertical position registers) of a certain block, the character display of that block starts, and an interrupt occurs at the point at which the display exceeds the block.




Fig. 63 Generating timing of CRT interrupt request

## (8) Automatic Solid Space Function

This function generates automatically the solid space (OUT1 blank output) of the character area in CCD mode.

Whether or not the OUT1 blank is output to the character area is controlled by the character code. And this function is turned on and off by bit 6 of the display mode register (address 00CF16). A recognition character code ("0916" or "3916") for auto-generating can be selected by bit 7 of the display mode register.

Accordingly, OUT 1 blank is output the following conditions:

- When bit 3 of the attribute code is set to "1" (OUT1 output).
- When the left and right character codes including the character code to be displayed are not "3916" ("0916").

When using this function, select "blank output" by the OUT control register.

**Note:** Blank output is disabled on the left side of the 1st character and on the right side of the 34th character of each block.




Fig. 64 Display screen example of automatic solid space

6249828 0025786 TT7



**M37266ME-XXXSP**  
**M37266EE-XXXSP, M37266EESP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER  
 and ON-SCREEN DISPLAY CONTROLLER

**(9) Character Background Coloring Function**

Character background coloring can be performed for each screen in the display area of each block. 8-color coloring is possible by setting bit 0 to bit 2 of the background color control register (address 00DB16). When selecting "black" for a character background color, set bits 0 to 2 each to "0."

In addition, a color switching function, which can switch between a character background color and a character color for each block, is available.

This function permits coloring for a character background color for each character. Whether or not to perform coloring switching can be controlled by bits 4 to 7 of the background color control register.




Fig. 65 Structure of background color register




Fig. 66 Display example of coloring switch function

6249828 0025787 933

**M37266ME-XXXSP**  
**M37266EE-XXXSP, M37266EESP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

**(10) Mixing Function**

Color signals (MXR, MXG, MXB, and MXOUT) input from outside and color signals (R, G, B, and OUT1) generated internally can be ORed and output as a mixed signal.

The mixing control register (address 021316) can be used to turn on and off the mixing of the external and internal color signals, and also to specify which of the two signals has priority when they overlap.

The MXB and MXOUT pins can also be used as external input pins for timer 2 and timer 3.

Examples of displays generated with an internal color signal for the letter "I" and an external color signal for the letter "O" are shown in Figure 68.




Fig. 67 Structure of mixing control register




Fig. 68 Examples of display provided by mixing function

# M37266ME-XXXSP M37266EE-XXXSP, M37266EESP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

## (11) CRT Output Pin Control

The CRT output pins R, G, B, and OUT1 can also function as ports P52, P53, P54 and P55. Clear the corresponding bit of the port P5 direction register (address 00CB16) to "0" to specify these pins as CRT output pins, or set it to "1" to specify it as a general-purpose port P5 pins. The OUT2 can also function as port P10. Clear bit 7 of the CRT control register (address 00CE16) to "0" to specify it as port P10, set it to "1" to specify it as OUT2 pin.

The input polarity of the HSYNC, VSYNC, MXR, MXG, MXB, and MXOUT signals can be specified with the bits of the CRT input polarity register (address 021116), and the output polarity of the R, G, B, OUT1, and OUT2 signals can be specified with the bits of the CRT output polarity register (address 021216). Clear a bit to "0" to specify positive polarity; set it to "1" to specify negative polarity. The structure of the CRT output polarity register is shown in Figure 69 and that of the CRT input polarity register is shown in Figure 70.

## (12) Raster Coloring Function

An entire screen (raster) can be colored by setting the bits 3 to 7 of the CRT output polarity register. Since each of the R, G, B, OUT1, and OUT2 pins can be switched to raster coloring output, 8 raster colors can be obtained.

If the OUT1 pin has been set to raster coloring output, a raster coloring signal is always output during 1 horizontal scanning period. This setting is necessary for erasing a background TV image.

If the R, G, and B pins have been set to raster coloring output, a raster coloring signal is output the part except a no-raster colored character during 1 horizontal scanning period. This ensures that character colors do not mix with the raster color.

An example in which a magenta letter "I" and a red letter "O" are displayed with blue raster coloring is shown in Figure 71.




Fig. 71 Example of raster coloring




Fig. 69 Structure of CRT output polarity register




Fig. 70 Structure of CRT input polarity register

**M37266ME-XXXSP**  
**M37266EE-XXXSP, M37266EESP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER  
 and ON-SCREEN DISPLAY CONTROLLER

**(13) Mask Function**

The M37266ME-XXXSP can set a display disable area by masking the display area. However, this mask function is ineffective for the external color signals (refer to (9) Mixing Function) and the blocks with priority display (refer to (13) Priority Display Function) of raster coloring (refer to (11) Raster Coloring Function).

① Mask mode 1

In this mode, when the count value of the horizontal sync signal (Hsync) matches the value set in the mask mode register 1, a mask is set. At the display end position of the masked block, the mask is reset. It follows that 1 display block is masked. However, when another block is displayed on the next scanning line, the mask is not reset even if the display of a masked block ends. A mask set position can be set for each line by a total of 9 bits including the mask mode register 1 (address 00DC16) and bit 4 of the vertical position register 5 (address 00D616). When this function is not used, set the mask set position to a larger value than the number of lines of the TV set.

② Mask mode 2

This mode is started by setting bit 6 of the CRT control register (address 00CE16) to "1". In this mode, a mask is set at the timing of the vertical sync signal (Vsync) and the mask is reset when the count value of the Hsync signal matches the value set in the mask mode register 2 (address 00DD16). Unlike mask mode 1, the entire display up to the mask reset position is masked. This mask reset position is set by the mask mode register 2.

Fig. 73 shows a display in the case where the value of the mask mode register 2 is set in the process of block 4 and the value of the mask mode register 1 is set in the process of block 3.

A smooth Roll-up style and scrolling display in the text mode are performed by the mask function and by rewriting the value of the vertical position register with a Vsync interrupt.




Fig. 72 Structure of mask mode register

**M37266ME-XXXSP**  
**M37266EE-XXXSP, M37266EESP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER  
 and ON-SCREEN DISPLAY CONTROLLER




Fig. 73 Mask position

**M37266ME-XXXSP**  
**M37266EE-XXXSP, M37266EESP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

**(14) Priority Display Function**

For blocks 1 and 2, there is a priority display function which can display these blocks with higher priority than blocks 3 and 4. This function is made effective by setting bits 0 and 1 of the priority display control register (address 00D016) to "1." When the vertical display start position for blocks 3 and 4 comes while blocks 1 and 2 are displayed, display of blocks 3 and 4 is not started. The blocks being displayed with priority cannot be masked.

A CRT interrupt request for blocks 1 and 2 is disabled by setting bits 2 and bit 3 of the priority display control register to "1."

Perform setting as follows by using bits 0 to 3 of the priority display control register:

① Set blocks 3 and 4 to "no priority display" and "CRT interrupt request" as CGD caption display. Caption display is processed with multiline display by using a CRT interrupt.

② Set blocks 1 and 2 to "priority display" and "no CRT interrupt request" as channel selection display. The channel selection display for a maximum of 2 lines is processed.

With the above settings of ① and ②, both caption display and channel selection control display can be simultaneously performed. When blocks 1 and 2 are set to "priority display", set the interrupt request control bit to "no CRT interrupt request."

Figure 75 shows an example of screen display using the priority display function.




Fig. 74 Structure of priority display control register




Fig. 75 Simultaneous display example

6249828 0025792 2T0

**M37266ME-XXXSP**  
**M37266EE-XXXSP, M37266EESP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

**INTERRUPT INTERVAL DETERMINATION FUNCTION**

The M37266ME-XXXSP incorporates an interrupt interval determination circuit. This interrupt interval determination circuit has an 8-bit binary up counter as shown in Figure 76. Using this counter, it determines an interval or a pulse width on the INT1 or INT2 (refer to Figure 78).

The following describes how the interrupt interval is determined.

1. The interrupt input to be determined (INT1 input or INT2 input) is selected by using bit 2 in the interrupt interval determination control register (address 00EF16). When this bit is cleared to "0", the INT1 input is selected; when the bit is set to "1", the INT2 input is selected.
2. When the INT1 input is to be determined, the polarity is selected by using bit 3 of the interrupt interval determination control register; when the INT2 input is to be determined, the polarity is selected by using bit 4 of the interrupt interval determination control register.

When the relevant bit is cleared to "0", determination is made of the interval of a positive polarity (rising transition); when the bit is

set to "1", determination is made of the interval of a negative polarity (falling transition).

3. The reference clock is selected by using bit 1 of the interrupt interval determination control register. When the bit is cleared to "0", a 32μs clock is selected; when the bit is set to "1", a 16μs clock is selected (based on an oscillation frequency of 8MHz in either case).
4. Simultaneously when the input pulse of the specified polarity (rising or falling transition) occurs on the INT1 pin (or INT2 pin), the 8-bit binary up counter starts counting up with the selected reference clock (32μs or 16μs).
5. Simultaneously with the next input pulse, the value of the 8-bit binary up counter is loaded into the interrupt interval determination register (address 00EE16) and the counter is immediately reset (0016). The reference clock is input in succession even after the counter is reset, and the counter restarts counting up from "0016".
6. When count value "FE16" is reached, the 8-bit binary up counter stops counting. Then, simultaneously when the next reference clock is input, the counter sets value "FF16" to the interrupt interval determination register.




Fig. 76 Block diagram of interrupt interval determination circuit

■ 6249828 0025793 137 ■

**M37266ME-XXXSP**  
**M37266EE-XXXSP, M37266EESP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER  
 and ON-SCREEN DISPLAY CONTROLLER




Fig. 77 Structure of interrupt interval determination control register




Fig. 78 Setting value of interrupt interval determination control register and measuring interval

6249828 0025794 073



# M37266ME-XXXSP M37266EE-XXXSP, M37266EESP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

## RESET CIRCUIT

The M37266ME-XXXSP is reset according to the sequence shown in Figure 79. It starts the program from the address formed by using the content of address FFFF<sub>16</sub> as the high-order address and the content of the address FFFE<sub>16</sub> as the low-order address, when the  $\overline{\text{RESET}}$  pin is held at "L" level for 2 $\mu\text{s}$  or more while the power voltage is 5V  $\pm$  10% and the oscillation of a quartz-crystal oscillator or a

ceramic resonator is stable and then returned to "H" level. The internal initializations following reset are shown in Figure 81.

An example of the reset circuit is shown in Figure 80.

The reset input voltage must be kept 0.9V or less until the supply voltage surpasses 4.5V.




Fig. 79 Reset sequence




Fig. 80 Example of reset circuit

6249828 0025795 TOT

**M37266ME-XXXSP**  
**M37266EE-XXXSP, M37266EESP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

	Address	Contents of register		Address	Contents of register
Port P0 direction register	00C1 <sub>16</sub>	00 <sub>16</sub>	Interrupt interval judgement register	00EF <sub>16</sub>	00 <sub>16</sub>
Port P1 direction register	00C3 <sub>16</sub>	00 <sub>16</sub>	Timer 1	00F0 <sub>16</sub>	FF <sub>16</sub>
Port P2 direction register	00C5 <sub>16</sub>	00 <sub>16</sub>	Timer 2	00F1 <sub>16</sub>	07 <sub>16</sub>
Port P3 direction register	00C7 <sub>16</sub>	00 <sub>16</sub>	Timer 3	00F2 <sub>16</sub>	FF <sub>16</sub>
Port P4 direction register	00C9 <sub>16</sub>	00 <sub>16</sub>	Timer 4	00F3 <sub>16</sub>	07 <sub>16</sub>
Port P5 direction register	00CB <sub>16</sub>	00 <sub>16</sub>	Timer mode register 1	00F4 <sub>16</sub>	00 <sub>16</sub>
CRT control register	00CE <sub>16</sub>	00 <sub>16</sub>	Timer mode register 2	00F5 <sub>16</sub>	00 <sub>16</sub>
Display mode register	00CF <sub>16</sub>	00 <sub>16</sub>	I <sup>2</sup> C address register	00F7 <sub>16</sub>	00 <sub>16</sub>
Priority display control register	00D0 <sub>16</sub>	00 <sub>16</sub>	I <sup>2</sup> C status register	00F8 <sub>16</sub>	00001000*
Horizontal position register	00D1 <sub>16</sub>	00 <sub>16</sub>	I <sup>2</sup> C control register	00F9 <sub>16</sub>	00 <sub>16</sub>
Vertical position register 5	00D6 <sub>16</sub>	000*	I <sup>2</sup> C clock control register	00FA <sub>16</sub>	00 <sub>16</sub>
Character size register 1	00D7 <sub>16</sub>	00 <sub>16</sub>	CPU mode register	00FB <sub>16</sub>	001111100
Character size register 2	00D8 <sub>16</sub>	00 <sub>16</sub>	Interrupt request register 1	00FC <sub>16</sub>	00 <sub>16</sub>
Display clock selection register 1	00D9 <sub>16</sub>	00 <sub>16</sub>	Interrupt request register 2	00FD <sub>16</sub>	00 <sub>16</sub>
Display clock selection register 2	00DA <sub>16</sub>	00 <sub>16</sub>	Interrupt control register 1	00FE <sub>16</sub>	00 <sub>16</sub>
Background color register	00DB <sub>16</sub>	00 <sub>16</sub>	Interrupt control register 2	00FF <sub>16</sub>	00 <sub>16</sub>
Data slicer control register 1	00DE <sub>16</sub>	00 <sub>16</sub>	PWM mode register 1	020A <sub>16</sub>	00 <sub>16</sub>
Data slicer control register 2	00DF <sub>16</sub>	*0*00*00	PWM mode register 2	020B <sub>16</sub>	00 <sub>16</sub>
Caption position register	00E0 <sub>16</sub>	00 <sub>16</sub>	Timer 5	020C <sub>16</sub>	07 <sub>16</sub>
Start bit position register	00E1 <sub>16</sub>	00 <sub>16</sub>	Timer 6	020D <sub>16</sub>	FF <sub>16</sub>
Window register	00E2 <sub>16</sub>	00 <sub>16</sub>	Timer 3 count select register	020F <sub>16</sub>	00 <sub>16</sub>
Sync slice register	00E3 <sub>16</sub>	00 <sub>16</sub>	OUT control register	0210 <sub>16</sub>	00 <sub>16</sub>
Data register 1	00E4 <sub>16</sub>	00 <sub>16</sub>	CRT input polarity register	0211 <sub>16</sub>	00 <sub>16</sub>
Data register 2	00E5 <sub>16</sub>	00 <sub>16</sub>	CRT output control register	0212 <sub>16</sub>	00 <sub>16</sub>
Clock run-in register 1	00E6 <sub>16</sub>	00 <sub>16</sub>	Mixing control register	0213 <sub>16</sub>	00 <sub>16</sub>
Clock run-in register 2	00E7 <sub>16</sub>	00 <sub>16</sub>			
Clock run-in detect register 1	00E8 <sub>16</sub>	00 <sub>16</sub>			
Clock run-in detect register 2	00E9 <sub>16</sub>	000001001			
Sync pulse counter register	00EA <sub>16</sub>	00 <sub>16</sub>			
Serial I/O mode register	00EB <sub>16</sub>	00 <sub>16</sub>			
A-D control register	00ED <sub>16</sub>	000100000			

**Note:** The contents of all other registers and RAM are undefined at reset, so set their initial values.  
 \*: Undefined

Fig. 81 Internal state of microcomputer at reset

6249828 0025796 946



**M37266ME-XXXSP**  
**M37266EE-XXXSP, M37266EESP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER  
 and ON-SCREEN DISPLAY CONTROLLER




Fig. 82 I/O pins block diagram(1)

6249828 0025797 882

**M37266ME-XXXSP**  
**M37266EE-XXXSP, M37266EESP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER  
 and ON-SCREEN DISPLAY CONTROLLER




Fig. 83 I/O pins block diagram(2)

6249828 0025798 719

# M37266ME-XXXSP M37266EE-XXXSP, M37266EESP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER  
and ON-SCREEN DISPLAY CONTROLLER

## CLOCK GENERATING CIRCUIT

The M37266ME-XXXSP has two built-in oscillation circuits. An oscillation circuit can be formed by connecting a resonator between XIN and XOUT (XCIN and XCOUT). Use the circuit constants in accordance with the resonator manufacturer's recommended values. No external resistor is needed between XIN and XOUT since a feed-back resistor exists on-chip. However, an external feed-back resistor is needed between XCIN and XCOUT. When using XCIN-XCOUT as sub-clock, clear bits 7 and 6 of the mixing control register to "0."

To supply a clock signal externally, input it to the XIN (XCIN) pin and make the XOUT (XCOUT) pin open.

After reset has completed, the internal clock  $\phi$  is half the frequency of XIN. Immediately after poweron, both the XIN and XCIN clock start oscillating. To set the internal clock  $\phi$  to low-speed operation mode, set bit 7 of the CPU mode register (address 00FB16) to "1."

## Oscillation Control

### (1) Stop mode

If the STP instruction is executed, the internal clock  $\phi$  stops at an "H" level. At the same time, timers 3 and 4 are connected in hardware and "FF16" is set in the timer 3, "0716" is set in the timer 4. Select  $f(XIN)/16$  or  $f(XCIN)/16$  as the timer 3 count source (set both bit 0 of the timer mode register 2 and bit 0 at address 020F16 to "0" before the execution of the STP instruction). And besides, set the timer 3 and timer 4 interrupt enable bits to disabled ("0") before execution of the STP instruction. The oscillator restarts when external interrupt is accepted.

Oscillator restarts at reset or when an external interrupt is received, but the internal clock  $\phi$  is not supplied to the CPU until timer 4 overflows. This allows time for the clock circuit oscillation to stabilize when a ceramic resonator or a quartz-crystal oscillator is used.

### (2) Wait mode

If the WIT instruction is executed, the internal clock  $\phi$  stops at an "H" level. The internal clock restarts at reset or when an interrupt is received (Note). Since the oscillator does not stop, normal operation can be started immediately after the clock is restarted.

**Note:** In the wait mode, the following interrupts are invalid.

- (1) VSYNC interrupt
- (2) CRT interrupt
- (3) Timers 1 and 2 interrupts using P42/TIM2/MXB pin input as count source
- (4) Timer 3 interrupt using P43/TIM3/MXOUT pin input as count source
- (5) Data slicer interrupt
- (6) Multi-master I<sup>2</sup>C-BUS interface interrupt
- (7)  $f(XIN)/4096$  interrupt
- (8) All timer interrupts using  $f(XIN)/2$  or  $f(XCIN)/2$  as count source
- (9) All timer interrupts using  $f(XIN)/4096$  or  $f(XCIN)/4096$  as count source
- (10) A-D conversion interrupt




Fig. 84 Ceramic resonator external circuit




Fig. 85 External clock input circuit

### (3) Low-Speed Mode

If the internal clock is generated from the sub-clock (XCIN), a low power consumption operation can be entered by stopping only the main clock XIN. To stop the main clock, set bit 6 (CM6) of the CPU mode register (00FB16) to "1."

When the main clock XIN is restarted, the program must allow enough time to for oscillation to stabilize.

Note that in low-power-consumption mode the XCIN-XCOUT drivability can be reduced, allowing even lower power consumption (60 $\mu$ A with  $f(XCIN) = 32\text{kHz}$ ). To reduce the XCIN-XCOUT drivability, clear bit 5 (CM5) of the CPU mode register (00FB16) to "0." At reset, this bit is set to "1" and strong drivability is selected to help the oscillation to start. When an STP instruction is executed, set this bit to "1" by software before executing.

**M37266ME-XXXSP**  
**M37266EE-XXXSP, M37266EESP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER  
 and ON-SCREEN DISPLAY CONTROLLER




Fig. 86 Clock generating circuit block diagram

6249828 0025800 1T7

**M37266ME-XXXSP**  
**M37266EE-XXXSP, M37266EESP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER




Fig. 87 State transitions of system clock

6249828 0025801 033

**M37266ME-XXXSP**  
**M37266EE-XXXSP, M37266EESP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

**DISPLAY OSCILLATION CIRCUIT**

The CRT display clock oscillation circuit has a built-in clock oscillation circuits, so that a clock for CRT display can be obtained simply by connecting an LC circuit between the OSC1 and OSC2 pins. Select which of the sub-clock or the display oscillation circuit is selected by setting bits 6 and 7 of the mixing control register (address 020316).




Fig. 88 Display oscillation circuit

**AUTO CLEAR CIRCUIT**

When power is supplied, the auto-clear function can be performed by connecting the following circuit to the RESET pin.




Fig. 89 Auto clear circuit example

**ADDRESSING MODE**

The memory access is reinforced with 17 kinds of addressing modes. Refer to the SERIES 740 <Software> User's Manual for details.

**MACHINE INSTRUCTIONS**

There are 71 machine instructions. Refer to the SERIES 740 <Software> User's Manual for details.

**PROGRAMMING NOTES**

- (1) The divide ratio of the timer is 1/(n+1).
- (2) Even though the BBC and BBS instructions are executed immediately after the interrupt request bits are modified (by the program), those instructions are only valid for the contents before the modification. Also, at least one instruction cycle is needed (such as an NOP) between the modification of the interrupt request bits and the execution of the BBC and BBS instructions.
- (3) After the ADC and SBC instructions are executed (in decimal mode), one instruction cycle (such as an NOP) is needed before the SEC, CLC, or CLD instruction is executed.
- (4) An NOP instruction is needed immediately after the execution of a PLP instruction.
- (5) In order to avoid noise and latch-up, connect a bypass capacitor ( $\approx 0.1\mu\text{F}$ ) directly between the VCC pin-VSS pin, AVCC pin-VSS pin, and the CNVss pin-VSS pin using a thick wire.

6249828 0025802 T?T



**M37266ME-XXXSP**  
**M37266EE-XXXSP, M37266EESP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER  
 and ON-SCREEN DISPLAY CONTROLLER

**DATA REQUIRED FOR MASK ORDERS**

The following are necessary when ordering a mask ROM production:

- (1) Mask ROM Order Confirmation Form
- (2) Mask Specification Form
- (3) Data to be written to ROM, in EPROM form (28-pin DIP type 27C101 three identical copies)

**PROM Programming Method**

The built-in PROM of the One Time PROM version (blank) and built-in EPROM version can be read or programmed with a general-purpose PROM programmer using a special programming adapter.

Product	Name of Programming Adapter
M37266EE	PCA7401

The PROM of the One Time PROM version (blank) is not tested or screened in the assembly process and following processes. To ensure proper operation after programming, the procedure shown in Figure 90 is recommended to verify programming.




Fig. 90 Programming and testing of One Time PROM version

**M37266ME-XXXSP**  
**M37266EE-XXXSP, M37266EESP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
Vcc, AVcc	Power source voltage	Vcc, AVcc	-0.3 to 6	V
Vi	Input voltage	CNVss	-0.3 to 6	V
Vi	Input voltage	P00-P07, P10-P17, P20-P27, P30, P31, P40-P46, Hsync, Vsync, RESET, Xin, OSC1, CVin, P64	-0.3 to Vcc + 0.3	V
Vo	Output voltage	P03, P10-P17, P20-P27, P30, P31, Sclk, Sout, R, G, B, OUT1, Xout, OSC2, P32, P56, P57, P60-P62, P65-P67	-0.3 to Vcc + 0.3	V
Vo	Output voltage	P00-P02, P04-P07, P47, P50, P51	-0.3 to 13	V
IOH	Circuit current	R, G, B, OUT1, OUT2, P03, P15-P17, P20-P27, P30, P31	0 to 1 (Note 1)	mA
IOL1	Circuit current	R, G, B, OUT1, OUT2, P03, P56, P57, P66, P67, P15-P17, P20-P27, Sclk, Sout	0 to 2 (Note 2)	mA
IOL2	Circuit current	P11-P14	0 to 6 (Note 2)	mA
IOL3	Circuit current	P00-P02, P04-P07, P32, P47, P50, P51, P60-P62	0 to 1 (Note 2)	mA
IOL4	Circuit current	P30, P31	0 to 10 (Note 3)	mA
Pd	Power dissipation		550	mW
Topr	Operating temperature		-10 to 70	°C
Tstg	Storage temperature		-40 to 125	°C

**RECOMMENDED OPERATING CONDITIONS** (Ta = -10 to 70°C, Vcc = 5 ± 10%, unless otherwise noted)

Symbol	Parameter	Limits			Unit	
		Min.	Typ.	Max.		
Vcc, AVcc	Power source voltage (Note 4), During CPU, CRT, data slicer operation	4.5	5.0	5.5	V	
Vcc, AVcc	RAM hold voltage (when clock is stopped)	2.0		5.5	V	
Vss	Power source voltage	0	0	0	V	
VIH1	"H" input voltage	0.8Vcc		Vcc	V	
VIH2	"H" input voltage	SCL1, SCL2, SDA1, SDA2 (When using I <sup>2</sup> C-BUS)	0.7Vcc	Vcc	V	
VIL1	"L" input voltage	P00-P07, P10-P17, P20-P27, P30, P31, P40-P46, P63, P64	0	0.4 Vcc	V	
VIL2	"L" input voltage	SCL1, SCL2, SDA1, SDA2 (When using I <sup>2</sup> C-BUS)	0	0.3 Vcc	V	
VIL3	"L" input voltage (Note 6)	Hsync, Vsync, RESET, Xin, OSC1, P41-P44, P46, P17	0	0.2 Vcc	V	
IOH	"H" average output current (Note 1)	R, G, B, OUT1, OUT2, P03, P15-P17, P20-P27, P30, P31		1	mA	
IOL1	"L" average output current (Note 2)	R, G, B, OUT1, OUT2, Sclk, Sout, P15-P17, P20-P27, P03, P56, P57, P65-P67		2	mA	
IOL2	"L" average output current (Note 2)	P11-P14		6	mA	
IOL3	"L" average output current (Note 2)	P00-P02, P04-P07, P47, P50, P51, P60-P62		1	mA	
IOL4	"L" average output current (Note 3)	P30, P31		10	mA	
fCPU	Oscillation frequency (for CPU operation) (Note 5)	Xin	3.6	8.0	8.1	MHz
fCLK	Oscillation frequency (for sub-clock operation)	Xcin	29	32	35	kHz
fCRT	Oscillation frequency (for CRT display) (Note 5)	OSC1	6.0		13.0	MHz
fns1	Input frequency	TIM2, TIM3, INT1, INT2			100	kHz
fns2	Input frequency	Sclk			1	MHz
fns3	Input frequency	SCL1, SCL2			400	kHz
fns4	Input frequency	Horizontal sync. signal of video signal	15.262	15.734	16.206	kHz
Vi	Input amplitude video signal	CVin	1.5	2.0	2.5	V

■ 6249828 0025804 842 ■



**M37266ME-XXXSP**  
**M37266EE-XXXSP, M37266EESP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

**ELECTRIC CHARACTERISTICS** ( $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ ,  $f(XIN) = 8\text{ MHz}$ ,  $T_a = -10\text{ to }70^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter		Test conditions	Limits			Unit
				Min.	Typ.	Max.	
I <sub>CC</sub>	Power source current	System operation	V <sub>CC</sub> = 5.5 V, f(XIN) = 8 MHz CRT OFF, Data slicer OFF		15	30	mA
			V <sub>CC</sub> = 5.5 V, f(XIN) = 8 MHz CRT ON, Data slicer ON		30	45	
		Wait mode	V <sub>CC</sub> = 5.5 V, f(XIN) = 0 f(XCIN) = 32 kHz CRT OFF, Data slicer OFF Low-power dissipation mode set (CM5 = "0", CM6 = "1")		60	200	μA
			V <sub>CC</sub> = 5.5 V, f(XIN) = 8 MHz f(XCIN) = 0 Low-power dissipation mode set (CM5 = "0", CM6 = "1")		2	4	
Stop mode	V <sub>CC</sub> = 5.5 V, f(XIN) = 0 f(XCIN) = 0		1	10	μA		
VOH	"H" output voltage	P03, P15-P17, P20-P27, P30, P31, R, G, B, OUT1, OUT2	V <sub>CC</sub> = 4.5 V I <sub>OH</sub> = -0.5 mA	2.4			V
VOL	"L" output voltage	P00-P07, P15-P17, P20-P22, Sout, Sclk, R, G, B, OUT1, OUT2, P32, P47, P50, P51, P56, P57, P60-P62, P65-P67	V <sub>CC</sub> = 4.5 V I <sub>OL</sub> = 0.5 mA			0.4	V
	"L" output voltage	P30, P31	V <sub>CC</sub> = 4.5 V I <sub>OL</sub> = 10.0 mA			3.0	
	"L" output voltage	P11-P14	V <sub>CC</sub> = 4.5 V I <sub>OL</sub> = 3 mA I <sub>OL</sub> = 6 mA			0.4 0.6	
VT+ - VT-	Hysteresis	RESET	V <sub>CC</sub> = 5.0 V		0.5	0.7	V
	Hysteresis (Note 6)	Hsync, Vsync, P11-P14, P41-P44, P46, P17	V <sub>CC</sub> = 5.0 V		0.5	1.3	
I <sub>IZH</sub>	"H" input leak current	RESET, P03, P10-P17, P20-P27, P30, P31, P40-P46, Hsync, Vsync, P63, P64	V <sub>CC</sub> = 5.5 V V <sub>O</sub> = 5.5 V			5	μA
I <sub>IzL</sub>	"L" input leak current	RESET, P00-P07, P10-P17, P20-P27, P30, P31, P40-P46, P63, P64, Hsync, Vsync	V <sub>CC</sub> = 5.5 V V <sub>O</sub> = 0 V			5	μA
I <sub>OZH</sub>	"H" output leak current	P00-P02, P04-P07, P47, P50, P51, P60-P62	V <sub>CC</sub> = 5.5 V V <sub>O</sub> = 12 V			10	μA
R <sub>BS</sub>	I <sup>2</sup> C-BUS BUS switch connection resistor (between SCL1 and SCL2, SDA1 and SDA2)		V <sub>CC</sub> = 4.5 V			130	

- Notes**
- The total current that flows out of the IC must be 20 mA (max.).
  - The total input current to IC (I<sub>OL1</sub> + I<sub>OL2</sub> + I<sub>OL3</sub>) must be 20 mA or less.
  - The total average input current for ports P30, P31 to IC must be 10 mA or less.
  - Connect 0.1 μF or more capacitor externally between the V<sub>CC</sub>-V<sub>SS</sub> and AV<sub>SS</sub>-V<sub>SS</sub> power source pins so as to reduce power source noise.  
Also connect 0.1 μF or more capacitor externally between the V<sub>CC</sub>-CNV<sub>SS</sub> pins.
  - Use a quartz-crystal oscillator or a ceramic resonator for the CPU oscillation circuit. When using the data slicer, use 8 MHz.
  - P41-P44 have the hysteresis when these pins are used as interrupt input pins or timer input pins. P11-P14 have the hysteresis when these pins are used as serial I/O pins or I<sup>2</sup>C-BUS interface ports. P17 and P46 have the hysteresis when these pins are used as serial I/O pins.
  - When using the sub-clock, set f<sub>CLK</sub> < f<sub>CPU</sub>/3.

6249828 0025805 789

**M37266ME-XXXSP**  
**M37266EE-XXXSP, M37266EESP**

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER  
and ON-SCREEN DISPLAY CONTROLLER

**A-D CONVERTER CHARACTERISTICS** ( $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ ,  $f_{(XIN)} = 8\text{ MHz}$ ,  $T_a = -10\text{ to }70^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
—	Resolution				5	bits
—	Non-linearity error		0		$\pm 1$	LSB
—	Differential non-linearity error		0		$\pm 0.9$	LSB
VOT	Zero transition error	$V_{CC} = 5.12\text{ V}$ $I_{OL}(\text{SUM}) = 0\text{ mA}$	0		1	LSB
VFST	Full-scale transition error	$V_{CC} = 5.12\text{ V}$	0		-2	LSB
VIA	Analog input current		0		$V_{CC}$	V

**MULTI-MASTER I<sup>2</sup>C-BUS BUS LINE CHARACTERISTICS**

Symbol	Parameter	Standard clock mode		High-speed clock mode		Unit
		Min.	Max.	Min.	Max.	
tBUF	Bus free time	4.7		1.3		$\mu\text{s}$
tHD:STA	Hold time for START condition	4.0		0.6		$\mu\text{s}$
tLOW	"L" period of SCL clock	4.7		1.3		$\mu\text{s}$
tR	Rising time of both SCL and SDA signals		1000	$20+0.1C_b$	300	ns
tHD:DAT	Data hold time	0		0	0.9	$\mu\text{s}$
tHIGH	"H" period of SCL clock	4.0		0.6		$\mu\text{s}$
tF	Falling time of both SCL and SDA signals		300	$20+0.1C_b$	300	ns
tsu:DAT	Data set-up time	250		100		ns
tsu:STA	Set-up time for repeated START condition	4.7		0.6		$\mu\text{s}$
tsu:STO	Set-up time for STOP condition	4.0		0.6		$\mu\text{s}$

Note:  $C_b$  = total capacitance of 1 bus line




Fig. 91 Definition diagram of timing on multi-master I<sup>2</sup>C-BUS

6249828 0025806 615

# M5M44100BJ,L,TP,RT-5,-6,-7,-8,-5S,-6S,-7S,-8S

## FAST PAGE MODE 4194304-BIT(4194304-WORD BY 1-BIT)DYNAMIC RAM

Note 28. Self refresh sequence

Two refreshing ways should be used properly depending on the low pulse width ( $t_{RASS}$ ) of  $\overline{RAS}$  signal during self refresh period.

1. In case of  $t_{RASS} < 300ms$

1.1 Distributed refresh during Read/Write operation

(A) Timing Diagrams




Table 2

Read/Write Cycle	Read/Write → Self Refresh	Self Refresh → Read/Write
CBR distributed refresh	$t_{NSD} + t_{SND} \leq 16.4ms$	
$\overline{RAS}$ only distributed refresh	$t_{NSD} \leq 16 \mu s$	$t_{SND} \leq 16 \mu s$

(B) Definition of refresh

Definition of CBR distributed refresh

The CBR distributed refresh performs more than 1024 discrete CBR cycles within 16.4 ms.

Definition of  $\overline{RAS}$  only distributed refresh

All combination of ten row address signals ( $A_0 \sim A_9$ ) are selected during 1024 discrete  $\overline{RAS}$  only refresh cycles within 16.4 ms.

1.1.1 CBR distributed Refresh

- Switching from read/write operation to self refresh operation. The time interval from the falling edge of  $\overline{RAS}$  signal in the last CBR refresh cycle during read/write operation period to the falling edge of  $\overline{RAS}$  signal at the start of self refresh operation should be set within  $t_{NSD}$  (shown in table 2).
- Switching from self refresh operation to read/write operation. The time interval from the rising edge of  $\overline{RAS}$  signal at the end of self refresh operation to the falling edge of  $\overline{RAS}$  signal in the first CBR refresh cycle during read/write operation period should be set within  $t_{SND}$  (shown in table 2).

1.1.2  $\overline{RAS}$  only distributed refresh

- Switching from read/write operation to self refresh operation. The time interval  $t_{NSD}$  from the falling edge of  $\overline{RAS}$  signal in the last  $\overline{RAS}$  only refresh cycle during read/write operation period to the falling edge of  $\overline{RAS}$  signal at the start of self refresh operation should be set within  $16 \mu s$ .
- Switching from self refresh operation to read/write operation. The time interval  $t_{SND}$  from the rising edge of  $\overline{RAS}$  signal at the end of self refresh operation to the falling edge of  $\overline{RAS}$  signal in the first CBR refresh cycle during read/write operation period should be set within  $16 \mu s$ .

M5M44100BJ,L,TP,RT-5,-6,-7,-8,-5S,-6S,-7S,-8S

FAST PAGE MODE 4194304-BIT(4194304-WORD BY 1-BIT)DYNAMIC RAM

1.2 Burst refresh during Read/Write operation

(A) Timing diagram




Table 3

Read/Write Cycle	Read/Write → Self Refresh	Self Refresh → Read/Write
CBR burst refresh	$t_{nsb} \leq 16.4ms$	$t_{snb} \leq 16.4ms$
$\overline{RAS}$ only burst refresh	$t_{nsb} + t_{snb} \leq 16.4ms$	

(B) Definition of burst refresh

Definition of CBR burst refresh

The CBR burst refresh performs more than 1024 continuous CBR cycles within 16.4ms.

Definition of  $\overline{RAS}$  only burst refresh

All combination of ten row address signals ( $A_0 \sim A_9$ ) are selected during 1024 continuous  $\overline{RAS}$  only refresh cycles within 16.4 ms.

1.2.1 CBR distributed Refresh

- Switching from read/write operation to self refresh operation. The time interval  $t_{nsb}$  from the falling edge of  $\overline{RAS}$  signal in the first CBR refresh cycle during read/write operation period to the falling edge of  $\overline{RAS}$  signal at the start of self refresh operation should be set within 16.4 ms.
- Switching from self refresh operation to read/write operation. The time interval  $t_{snb}$  from the rising edge of  $\overline{RAS}$  signal at the end of self refresh operation to the falling edge of  $\overline{RAS}$  signal in the last CBR refresh cycle during read/write operation period should be set within 16.4 ms.

1.2.2  $\overline{RAS}$  only distributed refresh

- Switching from read/write operation to self refresh operation. The time interval from the falling edge of  $\overline{RAS}$  signal in the first  $\overline{RAS}$  only refresh cycle during read/write operation period to the falling edge of  $\overline{RAS}$  signal at the start of self refresh operation should be set within  $t_{nsb}$  (shown in table 3).
- Switching from self refresh operation to read/write operation. The time interval from the rising edge of  $\overline{RAS}$  signal at the end of self refresh operation to the falling edge of  $\overline{RAS}$  signal in the last  $\overline{RAS}$  only refresh cycle during read/write operation period should be set within  $t_{snb}$  (shown in table 3).

M5M44100BJ,L,TP,RT-5,-6,-7,-8,-5S,-6S,-7S,-8S

FAST PAGE MODE 4194304-BIT(4194304-WORD BY 1-BIT)DYNAMIC RAM

2. In case of  $t_{RASS} \geq 300ms$

(A) Timing diagram




Table 4

Read/Write	Self Refresh→Read/Write
CBR distributed refresh	$t_{REF} \leq 16.4ms$
$\overline{RAS}$ only distributed refresh	
CBR burst refresh	
$\overline{RAS}$ only burst refresh	

(B) Definition of refresh

The same as 1.1-(B) and 1.2-(B)

2.1

Regardless of the refresh (CBR distributed refresh,  $\overline{RAS}$  only distributed refresh, CBR burst refresh,  $\overline{RAS}$  only burst refresh) during Read/Write operation the minimum of 1024 cycles refresh should be performed within 16.4 ms from the rising edge of  $\overline{RAS}$  signal at the end of self refresh operation.