16K x 4 Bit Static RAM With Output Enable

The MCM6290C (with output enable) is a 65,536 bit static random access memory organized as 16,384 words of 4 bits, fabricated using Motorola's high-performance silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption for greater reliability.

The chip enable (\overline{E}) pin is not a clock. In less than a cycle time after \overline{E} goes high, the part enters a low-power standby mode, remaining in that state until \overline{E} goes low again. This feature reduces system power requirements without degrading access time performance.

The MCM6290C has both chip enable (\overline{E}) and output enable (\overline{G}) inputs, allowing greater system flexibility. Either input, when high, will force the outputs to high impedance.

- Single 5 V ± 10% Power Supply
- Low Power Operation: 120 mA Maximum, Active AC
- Fully Static No Clock or Timing Strobes Necessary
- Fast Access Times: 10, 12, 15, 20, 25, 35 ns
- Two Chip Controls:
 - E for Automatic Power Down
 - $\overline{\mathbf{G}}$ for Fast Access to Data and Elimination of Bus Contention Problems

BLOCK DIAGRAM

Fully TTL Compatible — Three-State Data Output



MCM6290C



PIN	ASSIGN	ME	ΝТ
A0 [1•	24	vcc
A1 [2	23] A13
A2 [3	22] A12
A3 [4	21] A11
A4 [5	20	A10
A5 [6	19] A9
A6 [7	18	D NC
A7 [8	17	000
A8 [9	16	001
Ē	10	15	002
<u></u>	11	14	DQ3
v _{ss} C	12	13	þ₩

PIN NAMES
A0 – A13 Address Input DQ0 – DQ3 Data Input/Data Output W Write Enable G Output Enable E Chip Enable NC No Connection VCC Power Supply (+ 5 V) VSS Ground

MOTOROLA FAST SRAM DATA

Ē	G	Ŵ	Mode	V _{CC} Current	I/O Pin
н	X	х	Not Selected	SB1, SB2	High-Z
L	Н	н	Output Disabled	ICCA	High-Z
L	L	н	Read	ICCA	Dout
L	X	L	Write	ICCA	Din

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 0.5 to + 7.0	v
Voltage Relative to V _{SS} For Any Pin Except V _{CC}	Vin, Vout	- 0.5 to V _{CC} + 0.5	v
Output Current	lout	± 20	mA
Power Dissipation	PD	1.0	w
Temperature Under Bias ($T_A = 25^{\circ}C$)	T _{bias}	- 10 to + 85	°C
Operating Temperature	TA	0 to + 70	°C
Storage Temperature - Plastic	T _{stg}	- 55 to + 125	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	v
Input High Voltage	VIH	2.2	_	V _{CC} + 0.3**	v
Input Low Voltage	VIL	- 0.5*	_	0.8	v

* V_{IL} (min) = -0.5 V dc; V_{IL} (min) = -2.0 V ac (pulse width ≤ 20 ns)

** VIH (max) = V_{CC} + 0.3 V dc; VIH (max) = V_{CC} + 2.0 V ac (pulse width \leq 20 ns)

DC CHARACTERISTICS

Parameter	Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, Vin = 0 to V _{CC})	lkg(l)		± 1	μΑ
Output Leakage Current ($\overline{E1} = V_{IH}$ or $\overline{G} = V_{IH}$, $V_{out} = 0$ to V_{CC})	l _{ikg} (O)	_	± 1	μΑ
Standby Current (E \geq V _{CC} – 0.2 V, V _{in} \leq V _{SS} + 0.2 V, or \geq V _{CC} – 0.2 V, V _{CC} = Max, f = 0 MHz)	ISB2	_	10	mA
Output Low Voltage (IOL = 8.0 mA)	VOL	_	0.4	V.
Output High Voltage (I _{OH} = - 4.0 mA)	∨он	2.4	- 1	v

POWER SUPPLY CURRENTS

Parameter		- 10	- 12	- 15	- 20	- 25	- 35	Unit
AC Supply Current (I _{out} = 0 mA)	ICCA	120	120	120	110	110	110	mA
Standby Current (TTL Levels, V _{CC} = Max)	ISB1	50	45	40	35	30	30	mA

CAPACITANCE (f = 1 MHz, dV = 3 V, TA = 25°C, Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Max	Unit
Address and Control Input Capacitance	C _{in}	6	рF
I/O Capacitance	CI/O	7	рF

AC OPERATING CONDITIONS AND CHARACTERISTICS ($V_{CC} = 5.0 \text{ V} \pm 10\%$, $T_A = 0 \text{ to } + 70^{\circ}\text{C}$, Unless Otherwise Noted)

 Input Timing Measurement Reference Level
 1.5 V

 Input Pulse Levels
 0 to 3.0 V

 Input Rise/Fall Time
 5 ns

 Output Timing Measurement Reference Level
 1.5 V

 Output Load
 Figure 1A Unless Otherwise Noted

READ CYCLE (See Notes 1 and 2)

	Symb	ol	-	10	-	12	-	15	-	20	-	25	- 35			
Parameters	Std	Alt	Min	Max	Min	Max	Unit	Notes								
Read Cycle Time	^t AVAV	^t RC	10	—	12	-	15	-	20	—	25	—	35	-	ns	3
Address Access Time	^t AVQV	tAA	_	10		12		15		20		25	-	35	ns	
Enable Access Time	^t ELQV	^t ACS	—	10	—	12	-	15	—	20	—	25	-	35	ns	4
Output Enable Access Time	^t GLQV	^t OE	-	5	-	6	-	8	—	10	—	12	-	15	ns	
Output Hold from Address Change	^t AXQX	tон	4		4	-	4	-	4	-	4	-	4	-	ns	5,6,7
Enable Low to Output Active	^t ELQX	^t CLZ	4	—	4	-	4	-	4	-	4		4	-	ns	5,6,7
Enable High to Output High-Z	^t EHQZ	^t CHZ	0	5	0	6	0	8	0	8	0	10	0	15	ns	5,6,7
Output Enable Low to Output Active	^t GLQX	^t OLZ	0	-	0	-	0		0	—	0	-	0	-	ns	5,6,7
Output Enable High to Output High-Z	^t GHQZ	^t OHZ	0	5	0	6	0	7	0	8	0	10	0	15	ns	5,6,7
Power Up Time	^t ELICCH	tPU	0	-	0	- 1	0	- 1	0	1 –	0	-	0	-	ns	
Power Down Time	^t EHICCL	tPD		10	-	12	-	15		20	—	25	-	35	ns	

NOTES:

1. W is high for read cycle.

2. .For devices with multiple chip enables, E1 and E2 are represented by E in this data sheet. E2 is of opposite polarity to E.

3. All timings are referenced from the last valid address to the first transitioning address.

4. Addresses valid prior to or coincident with E going low.

5. At any given voltage and temperature, tEHQZ max is less than tELQX min, and tGHQZ max is less than tGLQX min, both for a given device and from device to device.

6. Transition is measured ± 500 mV from steady-state voltage with load of Figure 1B.

7. This parameter is sampled and not 100% tested.

8. Device is continuously selected ($\overline{E1} = V_{IL}$, $E2 = V_{IH}$, $\overline{G} = V_{IL}$).

AC TEST LOADS



TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

For information on output I-V characteristics, see Chapter 8, Section 1.

READ CYCLE 1 (See Note 8)







WRITE CYCLE 1 (W Controlled, See Notes 1, 2, and 3)

	Symb	ol	•	10	-	12	- 1	15	-	20	-	25	- 35			
Parameter	Std	Ait	Min	Max	Min	Max	Unit	Notes								
Write Cycle Time	tavav	twc	10	-	12	-	15		20		25	+	35	-	ns	4
Address Setup Time	^t AVWL	tAS	0		0	—	0	—	0	-	0	-	0	-	ns	
Address Valid to End of Write	tavwh	taw	9	-	10	-	12	-	15	-	20	-	30		ns	
Write Pulse Width	^t WLWH [,] ^t WLEH	tWP	9	-	10	-	12	-	15	-	20	-	30	-	ns	
Write Pulse Width, \overline{G} High	^t WLWH [,] ^t WLEH	tWP	7	_	8	-	10	-	12		15	-	25		ns	5
Data Valid to End of Write	^t DVWH	tDW	5	-	6	-	7	-	8	-	10	-	15	-	ns	
Data Hold Time	twhdx	^t DH	0	—	0	—	0	- T	0	—	0	-	0	- 1	ns	
Write Low to Output High-Z	twlqz	twz	0	5	0	6	0	7	0	8	0	10	0	15	ns	6,7,8
Write High to Output Active	^t WHQX	tow	4	-	4	-	4	-	4	-	4	-	4	-	ns	6,7,8
Write Recovery Time	twhax	twn	0	-	0	- 1	0	- 1	0	-	0		0	_	ns	

NOTES:

1. A write occurs during the overlap of \overline{E} low and \overline{W} low.

2. For devices with multiple chip enables, E1 and E2 are represented by E in this data sheet. E2 is of opposite polarity to E.

3. For Output Enable devices, if G goes low coincident with or after W goes low, the output will remain in a high impedance state.

4. All timings are referenced from the last valid address to the first transitioning address.

5. For Output Enable devices, if $\widetilde{G} \ge V_{IH}$, the output will remain in a high impedance state

6. At any given voltage and temperature, tWLOZ max is less than tWHOX min, both for a given device and from device to device.

7. Transition is measured ± 500 mV from steady-state voltage with load of Figure 1B.

8. This parameter is sampled and not 100% tested.

WRITE CYCLE 1 (W Controlled, See Notes 1 and 2)



WRITE CYCLE 2 (E Controlled, See Notes 1, 2, and 3)

	Symb	ol	- 10		- 12		- 15		- 20		- 25		- 35		[
Parameter	Std	Alt	Min	Max	Unit	Notes										
Write Cycle Time	^t AVAV	twc	10	—	12	-	15	-	20	-	25	_	35	—	ns	4
Address Setup Time	^t AVEL	tAS	0	—	0	-	0	- 1	0	-	0	—	0	_	ns	
Address Valid to End of Write	^t AVEH	taw	8	-	8	—	12	-	15	-	20	-	25	-	ns	
Enable to End of Write	^t ELEH, ^t ELWH	tCW	7	-	8	-	10	-	12	-	15	-	25	_	ns	5, 6
Data Valid to End of Write	^t DVEH	tow	5	-	6	-	7	-	8	-	10	-	15	_	ns	
Data Hold Time	^t EHDX	^t DH	0	-	0	-	0		0	-	0	-	0	_	ns	
Write Recovery Time	^t EHAX	twn	0	—	0	-	0	—	0	—	0	-	0	—	ns	

NOTES:

1. A write occurs during the overlap of \widetilde{E} low and \overline{W} low.

2. For devices with multiple chip enables, E1 and E2 are represented by E in this data sheet. E2 is of opposite polarity to E.

3. For Output Enable devices, if G goes low coincident with or after W goes low, the output will remain in a high impedance state.

4. All timings are referenced from the last valid address to the first transitioning address.

5. If E goes low coincident with or after W goes low, the output will remain in a high impedance state.

6. If E goes high coincident with or before W goes high, the output will remain in a high impedance state.

WRITE CYCLE 2 (E Controlled, See Notes 1 and 2)

