

2Mb SYNCBURST™ SRAM

FEATURES

- Fast clock and OE# access times
- Single +3.3V +0.3V/-0.165V power supply (VDD)
- Separate +3.3V or +2.5V isolated output buffer supply (VDDQ)
- SNOOZE MODE for reduced-power standby
- Single-cycle deselect (Pentium® BSRAM-compatible)
- Common data inputs and data outputs
- Individual BYTE WRITE control and GLOBAL WRITE
- Three chip enables for simple depth expansion and address pipelining
- Clock-controlled and registered addresses, data I/Os and control signals
- Internally self-timed WRITE cycle
- Burst control pin (interleaved or linear burst)
- Automatic power-down for portable applications
- 100-lead TQFP for high density, high speed
- Low capacitive bus loading
- x18, x32 and x36 options available

OPTIONS

MARKING

• Timing (Access/Cycle/MHz)	
3.5ns/5ns/200 MHz	-5
3.5ns/6ns/166 MHz	-6
3.8ns/6.6ns/150 MHz	-6.6
4.2ns/7.5ns/133 MHz	-7.5
4.5ns/8.5ns/117 MHz	-8.5
5ns/10ns/100 MHz	-10
6ns/11ns/90 MHz	-11*

*-11 is only available with 3.3V I/O

• Configurations

3.3V I/O	
128K x 18	MT58LC128K18D9
64K x 32	MT58LC64K32D9
64K x 36	MT58LC64K36D9
2.5V I/O	
128K x 18	MT58LC128K18G1
64K x 32	MT58LC64K32G1
64K x 36	MT58LC64K36G1

• Package

100-pin TQFP


LG

• Part Number Example: MT58LC128K18D9LG-11

MT58LC128K18D9, MT58LC64K32D9,
MT58LC64K36D9; MT58LC128K18G1,
MT58LC64K32G1, MT58LC64K36G1

3.3V VDD, 3.3V or 2.5V I/O, Pipelined, Single-Cycle Deselect

100-Pin TQFP
(D-1)**



** JEDEC-standard MS-026 BHA (LQFP).

GENERAL DESCRIPTION

The Micron® SyncBurst™ SRAM family employs high-speed, low-power CMOS designs that are fabricated using an advanced CMOS process.


Micron's 2Mb SyncBurst SRAMs integrate a 128K x 18, 64Kx32, or 64Kx36 SRAM core with advanced synchronous peripheral circuitry and a 2-bit burst counter. All synchronous inputs pass through registers controlled by a positive-edge-triggered single clock input (CLK). The synchronous inputs include all addresses, all data inputs, active LOW chip enable (CE#), two additional chip enables for easy depth expansion (CE2, CE2#), burst control inputs (ADSC#, ADSP#, ADV#), byte write enables (BWx#) and global write (GW#).

Asynchronous inputs include the output enable (OE#), clock (CLK) and snooze enable (ZZ). There is also a burst mode pin (MODE) that selects between interleaved and linear burst modes. The data-out (Q), enabled by OE#, is also asynchronous. WRITE cycles can be from one to two bytes wide (x18) or from one to four bytes wide (x32/x36), as controlled by the write control inputs.


Burst operation can be initiated with either address status processor (ADSP#) or address status controller (ADSC#) input pins. Subsequent burst addresses can be internally generated as controlled by the burst advance pin (ADV#).

Address and write control are registered on-chip to simplify WRITE cycles. This allows self-timed WRITE cycles. Individual byte enables allow individual bytes to be written.

**FUNCTIONAL BLOCK DIAGRAM
128K x 18**



**FUNCTIONAL BLOCK DIAGRAM
64K x 32/36**



NOTE: Functional Block Diagrams illustrate simplified device operation. See Truth Table, Pin Descriptions and timing diagrams for detailed information.

GENERAL DESCRIPTION (continued)

During WRITE cycles on the x18 device, BWa# controls DQa pins and DQP_a; BWb# controls DQb pins and DQP_b. During WRITE cycles on the x32 and x36 devices, BWa# controls DQa pins and DQP_a; BWb# controls DQb pins and DQP_b; BWc# controls DQc pins and DQP_c; BWd# controls DQd pins and DQP_d. GW# LOW causes all bytes to be written. Parity pins are only available on the x18 and x36 versions.

This device incorporates a single-cycle deselect feature during READ cycles. If the device is immediately deselected after a READ cycle, the output bus goes to a High-Z state t_{QHZ} nanoseconds after the rising edge of clock.

Micron's 2Mb SyncBurst SRAMs operate from a +3.3V V_{DD} power supply, and all inputs and outputs are TTL-compatible. Users can choose either a 3.3V or 2.5V I/O version. The device is ideally suited for Pentium and PowerPC™ pipelined systems and systems that benefit from a very wide, high-speed data bus. The device is also ideal in generic 16-, 18-, 32-, 36-, 64- and 72-bit-wide applications.

Please refer to the Micron Web site (www.micron.com/mti/msp/html/sramprod.html) for the latest full-length data sheet.

TQFP PIN ASSIGNMENT TABLE

PIN #	x18	x32/x36
1	NC	NC/DQP _c * [*]
2	NC	DQ _c
3	NC	DQ _c
4	V _{DDQ}	
5	V _{SS}	
6	NC	DQ _c
7	NC	DQ _c
8	DQ _b	DQ _c
9	DQ _b	DQ _c
10	V _{SS}	
11	V _{DDQ}	
12	DQ _b	DQ _c
13	DQ _b	DQ _c
14	V _{DD}	
15	V _{DD}	
16	NC	
17	V _{SS}	
18	DQ _b	DQ _d
19	DQ _b	DQ _d
20	V _{DDQ}	
21	V _{SS}	
22	DQ _b	DQ _d
23	DQ _b	DQ _d
24	DQP _b	DQ _d
25	NC	DQ _d

PIN #	x18	x32/x36
26	V _{SS}	
27	V _{DDQ}	
28	NC	DQ _d
29	NC	DQ _d
30	NC	NC/DQP _d * ^{**}
31	MODE	
32	SA	
33	SA	
34	SA	
35	SA	
36	SA1	
37	SA0	
38	DNU	
39	DNU	
40	V _{SS}	
41	V _{DD}	
42	DNU	
43	DNU	
44	SA	
45	SA	
46	SA	
47	SA	
48	SA	
49	SA	
50	NC/SA*	


PIN #	x18	x32/x36
51	NC	NO/DQP _a **
52	NC	DQ _a
53	NC	DQ _a
54	V _{DDQ}	
55	V _{SS}	
56	NC	DQ _a
57	NC	DQ _a
58	DQ _a	
59	DQ _a	
60	V _{SS}	
61	V _{DDQ}	
62	DQ _a	
63	DQ _a	
64	ZZ	
65	V _{DD}	
66	NC	
67	V _{SS}	
68	DQ _a	DQ _b
69	DQ _a	DQ _b
70	V _{DDQ}	
71	V _{SS}	
72	DQ _a	DQ _b
73	DQ _a	DQ _b
74	DQP _a	DQ _b
75	NC	DQ _b

PIN #	x18	x32/x36
76	V _{SS}	
77	V _{DDQ}	
78	NC	DQ _b
79	NC	DQ _b
80	SA	NC/DQP _b **
81	SA	
82	SA	
83	ADV#	
84	ADSP#	
85	ADSC#	
86	CE#	
87	BWE#	
88	GW#	
89	CLK	
90	V _{SS}	
91	V _{DD}	
92	CE2#	
93	BW _a #	
94	BW _b #	
95	NC	BW _c #
96	NC	BW _d #
97	CE2	
98	CE#	
99	SA	
100	SA	

* Pin 50 is reserved for address expansion.

** No Connect (NC) is used on the x32 version. Parity (DQP_x) is used on the x36 version.

PIN ASSIGNMENT (Top View)
100-Pin TQFP
(D-1)



* Pin 50 is reserved for address expansion.

** No Connect (NC) is used on the x32 version. Parity (DQPx) is used on the x36 version.

TQFP PIN DESCRIPTIONS

x18	x32/x36	SYMBOL	TYPE	DESCRIPTION
37 36 32-35, 44-49, 80-82, 99, 100	37 36 32-35, 44-49, 81, 82, 99, 100	SA0 SA1 SA	Input	Synchronous Address Inputs: These inputs are registered and must meet the setup and hold times around the rising edge of CLK.
93 94 — —	93 94 95 96	BWa# BWb# BWC# BWd#	Input	Synchronous Byte Write Enables: These active LOW inputs allow individual bytes to be written and must meet the setup and hold times around the rising edge of CLK. A byte write enable is LOW for a WRITE cycle and HIGH for a READ cycle. For the x18 version, BWa# controls DQa pins and DQPa; BWb# controls DQb pins and DQPb. For the x32 and x36 versions, BWa# controls DQa pins and DQPa; BWb# controls DQb pins and DQPb; BWC# controls DQc pins and DQPc; BWd# controls DQd pins and DQPd. Parity is only available on the x18 and x36 versions.
87	87	BWE#	Input	Byte Write Enable: This active LOW input permits BYTE WRITE operations and must meet the setup and hold times around the rising edge of CLK.
88	88	GW#	Input	Global Write: This active LOW input allows a full 18-, 32- or 36-bit WRITE to occur independent of the BWE# and BWx# lines and must meet the setup and hold times around the rising edge of CLK.
89	89	CLK	Input	Clock: This signal registers the address, data, chip enable, byte write enables and burst control inputs on its rising edge. All synchronous inputs must meet setup and hold times around the clock's rising edge.
98	98	CE#	Input	Synchronous Chip Enable: This active LOW input is used to enable the device and conditions the internal use of ADSP#. CE# is sampled only when a new external address is loaded.
92	92	CE2#	Input	Synchronous Chip Enable: This active LOW input is used to enable the device and is sampled only when a new external address is loaded.
97	97	CE2	Input	Synchronous Chip Enable: This active HIGH input is used to enable the device and is sampled only when a new external address is loaded.
86	86	OE#	Input	Output Enable: This active LOW, asynchronous input enables the data I/O output drivers.
83	83	ADV#	Input	Synchronous Address Advance: This active LOW input is used to advance the internal burst counter, controlling burst access after the external address is loaded. A HIGH on this pin effectively causes wait states to be generated (no address advance). To ensure use of correct address during a WRITE cycle, ADV# must be HIGH at the rising edge of the first clock after an ADSP# cycle is initiated.
84	84	ADSP#	Input	Synchronous Address Status Processor: This active LOW input interrupts any ongoing burst, causing a new external address to be registered. A READ is performed using the new address, independent of the byte write enables and ADSC#, but dependent upon CE#, CE2 and CE2#. ADSP# is ignored if CE# is HIGH. Power-down state is entered if CE2 is LOW or CE2# is HIGH.

TQFP PIN DESCRIPTIONS (continued)

x18	x32/x36	SYMBOL	TYPE	DESCRIPTION
85	85	ADSC#	Input	Synchronous Address Status Controller: This active LOW input interrupts any ongoing burst, causing a new external address to be registered. A READ or WRITE is performed using the new address if CE# is LOW. ADSC# is also used to place the chip into power-down state when CE# is HIGH.
31	31	MODE	Input	Mode: This input selects the burst sequence. A LOW on this pin selects "linear burst." NC or HIGH on this pin selects "interleaved burst." Do not alter input state while device is operating.
64	64	ZZ	Input	Snooze Enable: This active HIGH, asynchronous input causes the device to enter a low-power standby mode in which all data in the memory array is retained. When ZZ is active, all other inputs are ignored.
(a) 58, 59, 62, 63, 68, 69, 72, 73 (b) 8, 9, 12, 13, 18, 19, 22, 23	(a) 52, 53, 56-59, 62, 63 (b) 68, 69, 72-75, 78, 79 (c) 2, 3, 6-9, 12, 13 (d) 18, 19, 22-25, 28, 29	DQa DQb DQc DQd	Input/ Output	SRAM Data I/Os: For the x18 version, Byte "a" is DQa pins; Byte "b" is DQb pins. For the x32 and x36 versions, Byte "a" is DQa pins; Byte "b" is DQb pins; Byte "c" is DQc pins; Byte "d" is DQd pins. Input data must meet setup and hold times around the rising edge of CLK.
74 24 — —	51 80 1 30	NC/DQPa NC/DQPb NC/DQPC NC/DQPD	NC/ I/O	No Connect/Parity Data I/Os: On the x32 version, these pins are No Connect (NC). On the x18 version, Byte "a" parity is DQPa; Byte "b" parity is DQPb. On the x36 version, Byte "a" parity is DQPa; Byte "b" parity is DQPb; Byte "c" parity is DQPC; Byte "d" parity is DQPD.
14, 15, 41, 65, 91	14, 15, 41, 65, 91	VDD	Supply	Power Supply: See DC Electrical Characteristics and Operating Conditions for range.
4, 11, 20, 27, 54, 61, 70, 77	4, 11, 20, 27, 54, 61, 70, 77	VDDQ	Supply	Isolated Output Buffer Supply: See DC Electrical Characteristics and Operating Conditions for range.
5, 10, 17, 21, 26, 40, 55, 60, 67, 71, 76, 90	5, 10, 17, 21, 26, 40, 55, 60, 67, 71, 76, 90	Vss	Supply	Ground: GND.
38, 39, 42, 43	38, 39, 42, 43	DNU	—	Do Not Use: These signals may either be unconnected or wired to GND to improve package heat dissipation.
1-3, 6, 7, 16, 25, 28-30, 51-53, 56, 57, 66, 75, 78, 79, 95, 96	16, 66	NC	—	No Connect: These signals are not internally connected and may be connected to ground to improve package heat dissipation.
50	50	NC/SA	—	No Connect: This pin is reserved for address expansion.

INTERLEAVED BURST ADDRESS TABLE (MODE = NC OR HIGH)

FIRST ADDRESS (EXTERNAL)	SECOND ADDRESS (INTERNAL)	THIRD ADDRESS (INTERNAL)	FOURTH ADDRESS (INTERNAL)
X...X00	X...X01	X...X10	X...X11
X...X01	X...X00	X...X11	X...X10
X...X10	X...X11	X...X00	X...X01
X...X11	X...X10	X...X01	X...X00

LINEAR BURST ADDRESS TABLE (MODE = LOW)

FIRST ADDRESS (EXTERNAL)	SECOND ADDRESS (INTERNAL)	THIRD ADDRESS (INTERNAL)	FOURTH ADDRESS (INTERNAL)
X...X00	X...X01	X...X10	X...X11
X...X01	X...X10	X...X11	X...X00
X...X10	X...X11	X...X00	X...X01
X...X11	X...X00	X...X01	X...X10

PARTIAL TRUTH TABLE FOR WRITE COMMANDS (x18)

FUNCTION	GW#	BWE#	BWa#	BWb#
READ	H	H	X	X
READ	H	L	H	H
WRITE Byte "a"	H	L	L	H
WRITE Byte "b"	H	L	H	L
WRITE All Bytes	H	L	L	L
WRITE All Bytes	L	X	X	X

PARTIAL TRUTH TABLE FOR WRITE COMMANDS (x32/x36)

FUNCTION	GW#	BWE#	BWa#	BWb#	BWc#	BWd#
READ	H	H	X	X	X	X
READ	H	L	H	H	H	H
WRITE Byte "a"	H	L	L	H	H	H
WRITE All Bytes	H	L	L	L	L	L
WRITE All Bytes	L	X	X	X	X	X

NOTE: Using BWE# and BWa# through BWd#, any one or more bytes may be written.

TRUTH TABLE

OPERATION	ADDRESS USED	CE#	CE2#	CE2	ZZ	ADSP#	ADSC#	ADV#	WRITE#	OE#	CLK	DQ
Deselected Cycle, Power-Down	None	H	X	X	L	X	L	X	X	X	L-H	High-Z
Deselected Cycle, Power-Down	None	L	X	L	L	L	X	X	X	X	L-H	High-Z
Deselected Cycle, Power-Down	None	L	H	X	L	L	X	X	X	X	L-H	High-Z
Deselected Cycle, Power-Down	None	L	X	L	L	H	L	X	X	X	L-H	High-Z
Deselected Cycle, Power-Down	None	L	H	X	L	H	L	X	X	X	L-H	High-Z
SNOOZE MODE, Power-Down	None	X	X	X	H	X	X	X	X	X	X	High-Z
READ Cycle, Begin Burst	External	L	L	H	L	L	X	X	X	L	L-H	Q
READ Cycle, Begin Burst	External	L	L	H	L	L	X	X	X	H	L-H	High-Z
WRITE Cycle, Begin Burst	External	L	L	H	L	H	L	X	L	X	L-H	D
READ Cycle, Begin Burst	External	L	L	H	L	H	L	X	H	L	L-H	Q
READ Cycle, Begin Burst	External	L	L	H	L	H	L	X	H	H	L-H	High-Z
READ Cycle, Continue Burst	Next	X	X	X	L	H	H	L	H	L	L-H	Q
READ Cycle, Continue Burst	Next	X	X	X	L	H	H	L	H	H	L-H	High-Z
READ Cycle, Continue Burst	Next	H	X	X	L	X	H	L	H	L	L-H	Q
READ Cycle, Continue Burst	Next	H	X	X	L	X	H	L	H	H	L-H	High-Z
WRITE Cycle, Continue Burst	Next	X	X	X	L	H	H	L	L	X	L-H	D
WRITE Cycle, Continue Burst	Next	H	X	X	L	X	H	L	L	X	L-H	D
READ Cycle, Suspend Burst	Current	X	X	X	L	H	H	H	H	L	L-H	Q
READ Cycle, Suspend Burst	Current	X	X	X	L	H	H	H	H	H	L-H	High-Z
READ Cycle, Suspend Burst	Current	H	X	X	L	X	H	H	H	L	L-H	Q
READ Cycle, Suspend Burst	Current	H	X	X	L	X	H	H	H	H	L-H	High-Z
WRITE Cycle, Suspend Burst	Current	X	X	X	L	H	H	H	H	L	X	L-H
WRITE Cycle, Suspend Burst	Current	H	X	X	L	X	H	H	H	L	X	L-H

- NOTE:**
1. X means "Don't Care." # means active LOW. H means logic HIGH. L means logic LOW.
 2. For WRITE#, L means any one or more byte write enable signals (BW_a#, BW_b#, BW_c# or BW_d#) and BWE# are LOW or GW# is LOW. WRITE# = H for all BW_x#, BWE#, GW# HIGH.
 3. BW_a# enables WRITEs to DQ_a pins, DQP_a. BW_b# enables WRITEs to DQ_b pins, DQP_b. BW_c# enables WRITEs to DQ_c pins, DQP_c. BW_d# enables WRITEs to DQ_d pins, DQP_d. DQP_a and DQP_b are only available on the x18 and x36 versions. DQP_c and DQP_d are only available on the x36 version.
 4. All inputs except OE# and ZZ must meet setup and hold times around the rising edge (LOW to HIGH) of CLK.
 5. Wait states are inserted by suspending burst.
 6. For a WRITE operation following a READ operation, OE# must be HIGH before the input data setup time and held HIGH throughout the input data hold time.
 7. This device contains circuitry that will ensure the outputs will be in High-Z during power-up.
 8. ADSP# LOW always initiates an internal READ at the L-H edge of CLK. A WRITE is performed by setting one or more byte write enable signals and BWE# LOW or GW# LOW for the subsequent L-H edge of CLK. Refer to WRITE timing diagram for clarification.

ABSOLUTE MAXIMUM RATINGS*

Voltage on V _{DD} Supply Relative to V _{SS}	-0.5V to +4.6V
Voltage on V _{DDQ} Supply Relative to V _{SS}	-0.5V to +4.6V
V _{IN}	-0.5V to V _{DDQ} + 0.5V
Storage Temperature (plastic)	-55°C to +150°C
Junction Temperature**	+150°C
Short Circuit Output Current	100mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Maximum junction temperature depends upon package type, cycle time, loading, ambient temperature and airflow. See Micron Technical Note TN-05-14 for more information.

3.3V I/O DC ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; V_{DD}, V_{DDQ} = +3.3V +0.3V/-0.165V unless otherwise noted)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.0	V _{DD} + 0.3	V	1, 2
Input Low (Logic 0) Voltage		V _{IL}	-0.3	0.8	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ V _{DD}	I _{LI}	-1.0	1.0	µA	3
Output Leakage Current	Output(s) disabled, 0V ≤ V _{IN} ≤ V _{DD}	I _{LO}	-1.0	1.0	µA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4	—	V	1, 4
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}	—	0.4	V	1, 4
Supply Voltage		V _{DD}	3.135	3.6	V	1
Isolated Output Buffer Supply		V _{DDQ}	3.135	3.6	V	1, 5

2.5V I/O DC ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; V_{DD} = +3.3V +0.3V/-0.165V; V_{DDQ} = +2.5V +0.4V/-0.125V unless otherwise noted)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage	Data bus (DQx)	V _{IHQ}	1.7	V _{DDQ} + 0.3	V	1, 2
	Inputs	V _{IH}	1.7	V _{DD} + 0.3	V	1, 2
Input Low (Logic 0) Voltage		V _{IL}	-0.3	0.7	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ V _{DD}	I _{LI}	-1.0	1.0	µA	3
Output Leakage Current	Output(s) disabled, 0V ≤ V _{IN} ≤ V _{DDQ} (DQx)	I _{LO}	-1.0	1.0	µA	
Output High Voltage	I _{OH} = -2.0mA	V _{OH}	1.7	—	V	1, 4
	I _{OH} = -1.0mA	V _{OH}	2.0	—	V	1, 4
Output Low Voltage	I _{OL} = 2.0mA	V _{OL}	—	0.7	V	1, 4
	I _{OL} = 1.0mA	V _{OL}	—	0.4	V	1, 4
Supply Voltage		V _{DD}	3.135	3.6	V	1
Isolated Output Buffer Supply		V _{DDQ}	2.375	2.9	V	1

NOTE: 1. All voltages referenced to V_{SS} (GND).

2. Overshoot: V_{IH} ≤ +4.6V for t ≤ $t_{KC}/2$ for I ≤ 20mA

Undershoot: V_{IL} ≥ -0.7V for t ≤ $t_{KC}/2$ for I ≤ 20mA

Power-up: V_{IH} ≤ +3.6V and V_{DD} ≤ 3.135V for t ≤ 200ms

3. MODE pin has an internal pull-up, and input leakage = ±10µA.

4. The load used for V_{OH}, V_{OL} testing is shown in Figure 2 for 3.3V I/O and Figure 4 for 2.5V I/O. AC load current is higher than the shown DC values. AC I/O curves are available upon request.

5. V_{DDQ} should never exceed V_{DD}. V_{DD} and V_{DDQ} can be connected together.

I_{DD} OPERATING CONDITIONS AND MAXIMUM LIMITS

(Note 1) (0°C ≤ T_A ≤ 70°C; V_{DD} = +3.3V +0.3V/-0.165V unless otherwise noted)

DESCRIPTION	CONDITIONS	SYM	TYP	MAX								UNITS	NOTES
				-5	-6	-6.6	-7.5	-8.5	-10	-11			
Power Supply Current: Operating	Device selected; All inputs ≤ V _{IL} or ≥ V _{IH} ; Cycle time ≥ t _{KC} MIN; V _{DD} = MAX; Outputs open	I _{DD}	175	500	450	400	325	275	250	225	mA	2, 3, 4	
Power Supply Current: Idle	Device selected; V _{DD} = MAX; ADSC#, ADSP#, GW#, BWx#, ADV# ≥ V _{IH} ; All inputs ≤ V _{ss} + 0.2 or ≥ V _{DD} - 0.2; Cycle time ≥ t _{KC} MIN	I _{DD1}	45	120	110	100	90	90	85	80	mA	2, 3, 4	
CMOS Standby	Device deselected; V _{DD} = MAX; All inputs ≤ V _{ss} + 0.2 or ≥ V _{DD} - 0.2; All inputs static; CLK frequency = 0	I _{SB2}	0.5	10	10	10	10	10	10	10	mA	3, 4	
TTL Standby	Device deselected; V _{DD} = MAX; All inputs ≤ V _{IL} or ≥ V _{IH} ; All inputs static; CLK frequency = 0	I _{SB3}	6	25	25	25	25	25	25	25	mA	3, 4	
Clock Running	Device deselected; V _{DD} = MAX; ADSC#, ADSP#, GW#, BWx#, ADV# ≥ V _{IH} ; All inputs ≤ V _{ss} + 0.2 or ≥ V _{DD} - 0.2; Cycle time ≥ t _{KC} MIN	I _{SB4}	45	120	110	100	90	90	85	80	mA	3, 4	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX	UNITS	NOTES
Control Input Capacitance	T _A = 25°C; f = 1 MHz; V _{DD} = 3.3V	C _I	2	4	pF	5
Input/Output Capacitance (DQ)		C _O	3.8	5	pF	5
Address Capacitance		C _A	2	3.5	pF	5
Clock Capacitance		C _{CK}	3	3.5	pF	5

TQFP THERMAL RESISTANCE

DESCRIPTION	CONDITIONS	SYMBOL	TYP	UNITS	NOTES
Thermal Resistance (Junction to Ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, per EIA/JESD51.	θ _{JA}	40	°C/W	5
Thermal Resistance (Junction to Top of Case)		θ _{JC}	8	°C/W	5

- NOTE:**
1. V_{DDQ} = +3.3V +0.3V/-0.165V for 3.3V I/O configuration; V_{DDQ} = +2.5V +0.4V/-0.125V for 2.5V I/O configuration.
 2. I_{DD} is specified with no output current and increases with faster cycle times. I_{DDQ} increases with faster cycle times and greater output loading.
 3. "Device deselected" means device is in power-down mode as defined in the truth table. "Device selected" means device is active (not in power-down mode).
 4. Typical values are measured at 3.3V, 25°C and 11ns cycle time.
 5. This parameter is sampled.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 1*) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{DD} = +3.3\text{V} \pm 0.3\text{V}$ /-0.165V)

DESCRIPTION	SYM	-5		-6		-6.6		-7.5		-8.5		-10		-11**		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
Clock																	
Clock cycle time	t_{KC}	5.0		6.0		6.6		7.5		8.5		10		11		ns	
Clock frequency	f_{KF}		200		166		150		133		117		100		90	MHz	
Clock HIGH time	t_{KH}	1.6		1.7		1.8		1.9		2.5		3.2		3.8		ns	2
Clock LOW time	t_{KL}	1.6		1.7		1.8		1.9		2.5		3.2		3.8		ns	2
Output Times																	
Clock to output valid	t_{KQ}		3.5		3.5		3.8		4.2		4.5		5.0		6.0	ns	
Clock to output invalid	t_{KQX}	1.0		1.5		1.5		1.5		1.5		1.5		2.0		ns	3
Clock to output in Low-Z	t_{KQLZ}	0		1.5		1.5		1.5		1.5		1.5		2.0		ns	3, 4, 5, 6
Clock to output in High-Z	t_{KQHZ}		3.5		3.5		3.8		4.2		4.5		5.0		5.0	ns	3, 4, 5, 6
OE# to output valid	t_{OEQ}	3.5		3.5		3.8		4.2		4.5		5.0		5.0	ns	7	
OE# to output in Low-Z	t_{OELZ}	0		0		0		0		0		0		0		ns	3, 4, 5, 6
OE# to output in High-Z	t_{OEHZ}		3.0		3.5		3.8		4.2		4.5		4.5		5.0	ns	3, 4, 5, 6
Setup Times																	
Address	t_{AS}	1.5		1.7		1.7		2.0		2.2		2.2		2.5		ns	8, 9
Address status (ADSC#, ADSP#)	t_{ADSS}	1.5		1.7		1.7		2.0		2.2		2.2		2.5		ns	8, 9
Address advance (ADV#)	t_{AAS}	1.5		1.7		1.7		2.0		2.2		2.2		2.5		ns	8, 9
Write signals (BWa#-Bwd#, BWE#, GW#)	t_{WS}	1.5		1.7		1.7		2.0		2.2		2.2		2.5		ns	8, 9
Data-in	t_{DS}	1.5		1.7		1.7		2.0		2.2		2.2		2.5		ns	8, 9
Chip enables (CE#, CE2#, CE2)	t_{CES}	1.5		1.7		1.7		2.0		2.2		2.2		2.5		ns	8, 9
Hold Times																	
Address	t_{AH}	0.5		0.5		0.5		0.5		0.5		0.5		0.5		ns	8, 9
Address status (ADSC#, ADSP#)	t_{ADSH}	0.5		0.5		0.5		0.5		0.5		0.5		0.5		ns	8, 9
Address advance (ADV#)	t_{AAH}	0.5		0.5		0.5		0.5		0.5		0.5		0.5		ns	8, 9
Write signals (BWa#-Bwd#, BWE#, GW#)	t_{WH}	0.5		0.5		0.5		0.5		0.5		0.5		0.5		ns	8, 9
Data-in	t_{DH}	0.5		0.5		0.5		0.5		0.5		0.5		0.5		ns	8, 9
Chip enables (CE#, CE2#, CE2)	t_{CEH}	0.5		0.5		0.5		0.5		0.5		0.5		0.5		ns	8, 9

*See notes on next page

**-11 parts are only available with 3.3V I/O.

- NOTE:**
1. Test conditions as specified with the output loading shown in Figure 1 for 3.3V I/O ($V_{DDQ} = +3.3V \pm 0.3V/-0.165V$) and Figure 3 for 2.5V I/O ($V_{DDQ} = +2.5V \pm 0.4V/-0.125V$) unless otherwise noted.
 2. Measured as HIGH above V_{IH} and LOW below V_{IL} .
 3. This parameter is measured with the output loading shown in Figure 2 for 3.3V I/O and Figure 4 for 2.5V I/O.
 4. This parameter is sampled.
 5. Transition is measured $\pm 500mV$ from steady state voltage.
 6. Refer to Technical Note TN-58-09, "Synchronous SRAM Bus Contention Design Considerations," for a more thorough discussion on these parameters.
 7. OE# is a "Don't Care" when a byte write enable is sampled LOW.
 8. A WRITE cycle is defined by at least one byte write enable LOW and ADSP# HIGH for the required setup and hold times. A READ cycle is defined by all byte write enables HIGH and ADSC# or ADV# LOW or ADSP# LOW for the required setup and hold times.
 9. This is a synchronous device. All addresses must meet the specified setup and hold times for all rising edges of CLK when either ADSP# or ADSC# is LOW and chip enabled. All other synchronous inputs must meet the setup and hold times with stable logic levels for all rising edges of clock (CLK) when the chip is enabled. Chip enable must be valid at each rising edge of CLK when either ADSP# or ADSC# is LOW to remain enabled.

3.3V I/O AC TEST CONDITIONS

Input pulse levels	$V_{IH} = (V_{DD}/2.2) + 1.5V$
.....	$V_{IL} = (V_{DD}/2.2) - 1.5V$
Input rise and fall times	1ns
Input timing reference levels	$V_{DD}/2.2$
Output reference levels	$V_{DDQ}/2.2$
Output load	See Figures 1 and 2




Figure 1
3.3V I/O OUTPUT LOAD EQUIVALENT

2.5V I/O AC TEST CONDITIONS

Input pulse levels	$V_{IH} = (V_{DD}/2.64) + 1.25V$
.....	$V_{IL} = (V_{DD}/2.64) - 1.25V$
Input rise and fall times	1ns
Input timing reference levels	$V_{DD}/2.64$
Output reference levels	$V_{DDQ}/2$
Output load	See Figures 3 and 4




Figure 3
2.5V I/O OUTPUT LOAD EQUIVALENT




Figure 2
3.3V I/O OUTPUT LOAD EQUIVALENT




Figure 4
2.5V I/O OUTPUT LOAD EQUIVALENT

LOAD DERATING CURVES

The Micron 128K x 18, 64K x 32, and 64K x 36 SyncBurst SRAM timing is dependent upon the capacitive loading on the outputs.

Consult the factory for copies of I/O current versus voltage curves.

SNOOZE MODE

SNOOZE MODE is a low-current, "power-down" mode in which the device is deselected and current is reduced to I_{SB2Z} . The duration of SNOOZE MODE is dictated by the length of time the ZZ pin is in a HIGH state. After the device enters SNOOZE MODE, all inputs except ZZ become gated inputs and are ignored.


The ZZ pin is an asynchronous, active HIGH input that causes the device to enter SNOOZE MODE. When the ZZ pin becomes a logic HIGH, I_{SB2Z} is guaranteed after the setup time t_{ZZ} is met. Any READ or WRITE operation pending when the device enters SNOOZE MODE is not guaranteed to complete successfully. Therefore, SNOOZE MODE must not be initiated until valid pending operations are completed.

SNOOZE MODE ELECTRICAL CHARACTERISTICS


DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Current during SNOOZE MODE	$ZZ \geq V_{IH}$	I_{SB2Z}		10	mA	
ZZ active to input ignored		t_{ZZ}		$2^{(t_{KC})}$	ns	1
ZZ inactive to input sampled		t_{RZZ}	$2^{(t_{KC})}$		ns	1
ZZ active to snooze current		t_{ZZI}		$2^{(t_{KC})}$	ns	1
ZZ inactive to exit snooze current		t_{RZZI}	0		ns	1

NOTE: 1. This parameter is sampled.

SNOOZE MODE WAVEFORM



READ TIMING




- NOTE:**
1. Q(A2) refers to output from address A2. Q(A2 + 1) refers to output from the next internal burst address following A2.
 2. CE2# and CE2 have timing identical to CE#. On this diagram, when CE# is LOW, CE2# is LOW and CE2 is HIGH. When CE# is HIGH, CE2# is HIGH and CE2 is LOW.
 3. Timing is shown assuming that the device was not enabled before entering into this sequence. OE# does not cause Q to be driven until after the following clock rising edge.
 4. Outputs are disabled within one clock cycle after deselect.

READ TIMING PARAMETERS

SYMBOL	-5		-6		-6.6		-7.5		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{KC}	5.0		6.0		6.6		7.5		ns
t _{KF}		200		166		150		133	MHz
t _{KH}	1.6		1.7		1.8		1.9		ns
t _{KL}	1.6		1.7		1.8		1.9		ns
t _{KQ}		3.5		3.5		3.8		4.2	ns
t _{KQX}	1.0		1.5		1.5		1.5		ns
t _{KQLZ}	0		1.5		1.5		1.5		ns
t _{KQHZ}		3.5		3.5		3.8		4.2	ns
t _{OEQ}		3.5		3.5		3.8		4.2	ns
t _{OELZ}	0		0		0		0		ns
t _{OEHZ}		3.0		3.5		3.8		4.2	ns
t _{AS}	1.5		1.7		1.7		2.0		ns
t _{ADSS}	1.5		1.7		1.7		2.0		ns
t _{AAS}	1.5		1.7		1.7		2.0		ns
t _{WS}	1.5		1.7		1.7		2.0		ns
t _{CES}	1.5		1.7		1.7		2.0		ns
t _{AH}	0.5		0.5		0.5		0.5		ns
t _{ADSH}	0.5		0.5		0.5		0.5		ns
t _{AAH}	0.5		0.5		0.5		0.5		ns
t _{WH}	0.5		0.5		0.5		0.5		ns
t _{CEH}	0.5		0.5		0.5		0.5		ns

SYMBOL	-8.5		-10		-11		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
t _{KC}	8.5		10		11		ns
t _{KF}		117		100		90	MHz
t _{KH}	2.5		3.2		3.8		ns
t _{KL}	2.5		3.2		3.8		ns
t _{KQ}		4.5		5.0		6.0	ns
t _{KQX}	1.5		1.5		2.0		ns
t _{KQLZ}	1.5		1.5		2.0		ns
t _{KQHZ}		4.5		5.0		5.0	ns
t _{OEQ}		4.5		5.0		5.0	ns
t _{OELZ}	0		0		0		ns
t _{OEHZ}		4.5		4.5		5.0	ns
t _{AS}	2.2		2.2		2.5		ns
t _{ADSS}	2.2		2.2		2.5		ns
t _{AAS}	2.2		2.2		2.5		ns
t _{WS}	2.2		2.2		2.5		ns
t _{CES}	2.2		2.2		2.5		ns
t _{AH}	0.5		0.5		0.5		ns
t _{ADSH}	0.5		0.5		0.5		ns
t _{AAH}	0.5		0.5		0.5		ns
t _{WH}	0.5		0.5		0.5		ns
t _{CEH}	0.5		0.5		0.5		ns

WRITE TIMING




- NOTE:**
1. D(A2) refers to input for address A2. Q(A2 + 1) refers to input for the next internal burst address following A2.
 2. CE2# and CE2 have timing identical to CE#. On this diagram, when CE# is LOW, CE2# is LOW and CE2 is HIGH. When CE# is HIGH, CE2# is HIGH and CE2 is LOW.
 3. OE# must be HIGH before the input data setup and held HIGH throughout the data hold time. This prevents input/output data contention for the time period prior to the byte write enable inputs being sampled.
 4. ADV# must be HIGH to permit a WRITE to the loaded address.
 5. Full-width WRITE can be initiated by GW# LOW; or GW# HIGH and BWE#, BWa# and BWb# LOW for x18 device; or GW# HIGH and BWE#, BWa#-BWd# LOW for x32 and x36 devices.

WRITE TIMING PARAMETERS

SYMBOL	-5		-6		-6.6		-7.5		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{KC}	5.0		6.0		6.6		7.5		ns
t _{KF}		200		166		150		133	MHz
t _{KH}	1.6		1.7		1.8		1.9		ns
t _{KL}	1.6		1.7		1.8		1.9		ns
t _{OEHZ}		3.0		3.5		3.8		4.2	ns
t _{AS}	1.5		1.7		1.7		2.0		ns
t _{ADSS}	1.5		1.7		1.7		2.0		ns
t _{AAS}	1.5		1.7		1.7		2.0		ns
t _{WS}	1.5		1.7		1.7		2.0		ns
t _{DS}	1.5		1.7		1.7		2.0		ns
t _{CES}	1.5		1.7		1.7		2.0		ns
t _{AH}	0.5		0.5		0.5		0.5		ns
t _{ADSH}	0.5		0.5		0.5		0.5		ns
t _{AAH}	0.5		0.5		0.5		0.5		ns
t _{WH}	0.5		0.5		0.5		0.5		ns
t _{DH}	0.5		0.5		0.5		0.5		ns
t _{CEH}	0.5		0.5		0.5		0.5		ns

SYMBOL	-8.5		-10		-11		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
t _{KC}	8.5		10		11		ns
t _{KF}		117		100		90	MHz
t _{KH}	2.5		3.2		3.8		ns
t _{KL}	2.5		3.2		3.8		ns
t _{OEHZ}		4.5		4.5		5.0	ns
t _{AS}	2.2		2.2		2.5		ns
t _{ADSS}	2.2		2.2		2.5		ns
t _{AAS}	2.2		2.2		2.5		ns
t _{WS}	2.2		2.2		2.5		ns
t _{DS}	2.2		2.2		2.5		ns
t _{CES}	2.2		2.2		2.5		ns
t _{AH}	0.5		0.5		0.5		ns
t _{ADSH}	0.5		0.5		0.5		ns
t _{AAH}	0.5		0.5		0.5		ns
t _{WH}	0.5		0.5		0.5		ns
t _{DH}	0.5		0.5		0.5		ns
t _{CEH}	0.5		0.5		0.5		ns

READ/WRITE TIMING



- NOTE:**
1. Q(A4) refers to output from address A4. Q(A4 + 1) refers to output from the next internal burst address following A4.
 2. CE2# and CE2 have timing identical to CE#. On this diagram, when CE# is LOW, CE2# is LOW and CE2 is HIGH. When CE# is HIGH, CE2# is HIGH and CE2 is LOW.
 3. The data bus (Q) remains in High-Z following a WRITE cycle unless an ADSP#, ADSC# or ADV# cycle is performed.
 4. GW# is HIGH.
 5. Back-to-back READs may be controlled by either ADSP# or ADSC#.


READ/WRITE TIMING PARAMETERS

SYMBOL	-5		-6		-6.6		-7.5		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{KC}	5.0		6.0		6.6		7.5		ns
t _{KF}		200		166		150		133	MHz
t _{KH}	1.6		1.7		1.8		1.9		ns
t _{KL}	1.6		1.7		1.8		1.9		ns
t _{KQ}		3.5		3.5		3.8		4.2	ns
t _{KQLZ}	0		1.5		1.5		1.5		ns
t _{OELZ}	0		0		0		0		ns
t _{OEHZ}		3.0		3.5		3.8		4.2	ns
t _{AS}	1.5		1.7		1.7		2.0		ns
t _{ADSS}	1.5		1.7		1.7		2.0		ns
t _{WS}	1.5		1.7		1.7		2.0		ns
t _{DS}	1.5		1.7		1.7		2.0		ns
t _{CES}	1.5		1.7		1.7		2.0		ns
t _{AH}	0.5		0.5		0.5		0.5		ns
t _{ADSH}	0.5		0.5		0.5		0.5		ns
t _{WH}	0.5		0.5		0.5		0.5		ns
t _{DH}	0.5		0.5		0.5		0.5		ns
t _{CEH}	0.5		0.5		0.5		0.5		ns

SYMBOL	-8.5		-10		-11		UNITS
	MIN	MAX	MIN	MAX	MIN	MAX	
t _{KC}	8.5		10		11		ns
t _{KF}		117		100		90	MHz
t _{KH}	2.5		3.2		3.8		ns
t _{KL}	2.5		3.2		3.8		ns
t _{KQ}		4.5		5.0		6.0	ns
t _{KQLZ}	1.5		1.5		2.0		ns
t _{OELZ}	0		0		0		ns
t _{OEHZ}		4.5		4.5		5.0	ns
t _{AS}	2.2		2.2		2.5		ns
t _{ADSS}	2.2		2.2		2.5		ns
t _{WS}	2.2		2.2		2.5		ns
t _{DS}	2.2		2.2		2.5		ns
t _{CES}	2.2		2.2		2.5		ns
t _{AH}	0.5		0.5		0.5		ns
t _{ADSH}	0.5		0.5		0.5		ns
t _{WH}	0.5		0.5		0.5		ns
t _{DH}	0.5		0.5		0.5		ns
t _{CEH}	0.5		0.5		0.5		ns

100-PIN PLASTIC TQFP (JEDEC LQFP)

D-1



NOTE: 1. All dimensions in millimeters $\frac{\text{MAX}}{\text{MIN}}$ or typical where noted.
 2. Package width and length do not include mold protrusion; allowable mold protrusion is .01" per side.

MICRON
TECHNOLOGY, INC.

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900

E-mail: prodktg@micron.com, Internet: <http://www.micron.com>, Customer Comment Line: 800-932-4992

Micron is a registered trademark of Micron Technology, Inc.