



PAL10H20EV8-6/PAL10020EV8-6

ECL Registered Programmable Array Logic

Advanced
Micro
Devices

DISTINCTIVE CHARACTERISTICS

- High-performance; $t_{PD} = 6$ ns, $f_{MAX} = 125$ MHz
- Eight user-programmable output logic macrocells for registered or combinatorial operation
- A latched version of the device is available as PAL10H20EG8 or PAL10020EG8 (see AMD Publication No. 08545)
- Up to twenty inputs and eight outputs
- Individually user-programmable output polarity
- Varied product-term distribution for increased design flexibility
- Individual product term for output enable
- Asynchronous-RESET and PRESET capability
- Power-up RESET capability
- PRELOAD for improved testability
- Special designed-in test features for factory AC and DC testing
- Proven fuses ensure high programming yield, fast programming and unsurpassed reliability
- 10KH/100K ECL options
- 50-ohm drive with wired-OR capability
- 24-pin 300-mil SKINNYDIP® and 28-pin plastic chip carrier package
- Supported by PALASM® software

GENERAL DESCRIPTION

The PAL10H20EV8/PAL10020EV8 is an advanced bipolar ECL Programmable Array Logic (PAL®) device. It uses the familiar sum-of-products (AND-OR) single array logic structure, allowing users to program custom logic functions. Fabricated with AMD's new advanced bipolar oxide-isolation process technology, and utilizing the innovative architectural features of the PAL22V10, the PAL10H20EV8/PAL10020EV8 represents the most advanced ECL PAL device available on the market today.

The PAL10H20EV8/PAL10020EV8 contains up to twenty inputs and eight outputs. It incorporates AMD's unique output logic macrocell (as in the PAL22V10), which allows the user to define and program the architecture of each output on an individual basis. Each output is user-programmable for either registered or combinatorial operation. Each output also has user-programmable output-polarity control, further simplifying the design. The flexibility of the programmable output logic


macrocells permits the system designer to tailor the device to particular application requirements.

Increased logic power has been built into the PAL10H20EV8/PAL10020EV8 by providing a varied number of logical product terms per output. Four outputs have twelve logical product terms each, and the other four have eight logical product terms each. This varied allocation of logical product terms allows complex functions to be implemented in a single ECL PAL device. Each output also has a separate output-enable product term.

System operation has been enhanced by the addition of asynchronous-PRESET and RESET product terms for the PAL10H20EV8/PAL10020EV8. These product terms are common to all registered outputs.

The PAL10H20EV8/PAL10020EV8 incorporates power-up RESET on all registered outputs. It also has the ability to PRELOAD registers to any desired state during testing. PRELOAD permits full logical verification during testing.

BLOCK DIAGRAM




081NC-001A
BD007871

PAL, PALASM, and SKINNYDIP are registered trademarks of Advanced Micro Devices, Inc. This part is covered by various US and Foreign patents owned by Advanced Micro Devices.

Publication # 06176 Rev. C Amendmen/0
Issue Date: January 1990


CONNECTION DIAGRAMS Top View

SKINNYDIP



CD011400

PLCC



08178C-008A
CD011410

Note: Pin 1 is marked for orientation.

PIN DESCRIPTION


- I₁ - I₁₁ = Dedicated Input Pins (11)
- I/O₁ - I/O₈ = Bidirectional Input/Output Pins (8)
- CLK/I₁₂ = Clock or Input Pin
- NC = No Connect
- V_{CC} = Circuit Ground
- V_{CO1}, V_{CO2} = Circuit Ground Pins for Outputs (2)
- V_{EE} = Negative Supply Voltage

ORDERING INFORMATION

PAL Products

AMD PAL products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- a. Family Type
- b. Technology
- c. Number of Array Inputs
- d. Output Type
- e. Number of Outputs
- f. Speed
- g. Package Type
- h. Operating Conditions
- i. Optional Processing



Valid Combinations	
PAL10H20EV8-6	PC, DC, JC
PAL10020EV8-6	

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

Note: Marked with AMD logo.

FUNCTIONAL DESCRIPTION

The PAL10H20EV8/PAL10020EV8 is an advanced bipolar ECL PAL device. It contains a programmable fuse array organized in the familiar sum-of-products (AND-OR) structure.

The block diagram in Figure 1 illustrates the basic architecture of the PAL10H20EV8/PAL10020EV8. There are up to twenty external inputs and eight outputs. The inputs are connected to a programmable-AND array. Initially, the AND gates are connected, via fuses, to both the true and complement of every input. By selective programming of the fuses, the AND

gates may be "connected" to only the true inputs, the complement inputs, or to neither type of input. When both the true and complement fuses are left intact, a logical-FALSE results at the output of the AND gate. An AND gate with all the fuses programmed will assume the logical-TRUE state. The outputs of the AND gates are connected to fixed-OR gates.

There are an average of ten product terms per OR gate (output), distributed in a varied fashion. Four outputs have eight product terms each while the other four have twelve product terms each. This varied distribution of product terms allows more complex logic functions to be implemented.




Figure 1. Block Diagram

Output Logic Macrocells

A useful feature of the PAL10H20EV8/PAL10020EV8 is its versatile programmable output logic macrocell. It allows the user to program the outputs on an individual basis in a very flexible manner.

The PAL10H20EV8/PAL10020EV8 output logic macrocell incorporates an edge-triggered register. As shown in the output logic macrocell diagram, each macrocell contains two

programmable fuses (S_0 and S_1) for programming the output functions. S_1 controls whether the output will be registered or combinational. S_0 controls the output polarity (active-HIGH or active-LOW). Depending on the states of these two fuses, an individual output operates in one of four modes: Registered/Active-LOW, Registered/Active-HIGH, Combinational/Active-LOW, and Combinational/Active-HIGH. Each output is also provided with a separate output enable product term.




Figure 2. PAL10H20EV8/PAL10020EV8 Output Logic Macrocell




Figure 3-1. Registered/Active-LOW




Figure 3-3. Combinatorial/Active-LOW




Figure 3-2. Registered/Active-HIGH




Figure 3-4. Combinatorial/Active-HIGH

S ₁	S ₀	Output Configuration
0	0	Registered/Active-LOW
0	1	Registered/Active-HIGH
1	0	Combinatorial/Active-LOW
1	1	Combinatorial/Active-HIGH

0 = Unprogrammed Fuse
1 = Programmed Fuse

Feedback

Another feature of the PAL10H20EV8/PAL10020EV8 output macrocell structure is the flexibility of its feedback selection. The feedback can be from either the I/O line or the registered output. The feedback multiplexer is also controlled by the S₁ fuse. The feedback path changes with the output-mode selection. If the output is selected to be registered, the feedback is registered. If the output is combinatorial, the feedback is from the I/O line. This feature enables the designer to optimally use the device to meet precise application requirements. Additionally, it allows complex control state machines for particular design requirements.

Output Enable

Each of the eight output logic macrocells of the PAL10H20EV8/PAL10020EV8 contains a dedicated product term for the output-enable function. When this product term is asserted LOW, the output is forced into a LOW state where it remains until the output-enable product term goes HIGH.

PRESET and RESET

To improve in-system functionality, the PAL10H20EV8/PAL10020EV8 has additional PRESET and RESET product terms. Common asynchronous RESET and PRESET are provided for all the registers of the PAL10H20EV8/PAL10020EV8. When the asynchronous PRESET product

term is asserted HIGH the output registers are loaded with a HIGH; when the RESET product term is asserted HIGH the output registers are loaded with a LOW, both independent of the clock. These functions are particularly useful for system power-on and reset. The registers automatically reset at power-up.

PRELOAD

To simplify testing, the PAL10H20EV8/PAL10020EV8 is designed with PRELOAD circuitry that provides an easy method for testing logic functionality. PRELOAD allows any arbitrary values to be loaded into the PAL device's output registers.

A typical functional-test sequence would be to verify all possible outputs for the device being tested. To verify these transitions requires the ability to set the state registers to an arbitrary "present state" value and to set the device inputs to any arbitrary "present input" value. Once this is done, the state machine is then clocked into a "next state." The next state is then checked to validate the transition from the present state. In this way any state transition can be checked.

Without PRELOAD capability, it is difficult and in some cases impossible to load an arbitrary present state value into the registers. This can lead to logic verification sequences which are either incomplete or excessively long. With PRELOAD capability, logic verification sequences can be greatly short-

ened, reducing the test time and the development costs, and guaranteeing proper in-system operation.

Security Fuse

A security fuse is provided on each PAL10H20EV8/PAL10020EV8 to protect proprietary logic designs. It is programmed at the same time the array is programmed. The security fuse disables the pattern verification circuitry, and is verified by verifying the whole fuse array as if every fuse were programmed. The security fuse also disables preload.

Fabrication

The PAL10H20EV8/PAL10020EV8 is manufactured using Advanced Micro Devices' new oxide-isolation process. This advanced process offers increased density and reduced


internal capacitance resulting in the fastest possible programmable logic devices.

The PAL10H20EV8/PAL10020EV8 is fabricated with AMD's fast-programming and highly-reliable fuse technology. Utilizing an easily implemented programming algorithm, these products can be rapidly programmed to any customized pattern.

Testing

The PAL10H20EV8/PAL10020EV8 contains many internal test features, including circuitry and extra fuses which allow AMD to test each part before shipping. This ensures extremely high post-programming functional yields. The test fuses are programmed to assure the ability of each part to perform correct programming. There are extra test words which are preprogrammed during manufacturing and tested to ensure correct logic operation and parametric integrity.

PAL10H20EV8/PAL10020EV8



DIP (PLCC) pinouts.

LD001751

Figure 4. Logic Diagram for PAL10H20EV8/PAL10020EV8

ABSOLUTE MAXIMUM RATINGS

Storage Temperature -65°C to +150°C
 Supply Voltage (V_{EE})
 with Respect to Ground -8 V to 0 V
 DC Input Voltage
 with Respect to Ground V_{EE} to 0 V
 Output Current
 -Continuous 35 mA
 -Surge 100 mA

Stresses above those listed under **ABSOLUTE MAXIMUM RATINGS** may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES

Commercial (C) Devices — 10KH Devices
 Ambient Temperature (T_A) Operating
 Air Flow 500 l/min 0°C to +75°C
 Supply Voltage (V_{EE}) -5.46 V to -4.94 V

Commercial (C) Devices — 100K Devices
 Ambient Temperature (T_A) Operating
 Air Flow 500 l/min 0°C to +85°C
 Supply Voltage (V_{EE}) -4.8 V to -4.2 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges (Notes 1, 2)

PAL10H20EV8 (10KH) Devices

Parameter Symbols	Parameter Description	Test Conditions			Min.	Max.	Unit	
V _{OH}	Output HIGH Voltage	V _{IN} = V _{IH} (Max.) or V _{IL} (Min.)	Loading is 50 Ω to -2.0 V	T _A = 0°C	-1020	-840	mV	
				T _A = +25°C	-980	-810		
				T _A = +75°C	-920	-735		
V _{OL}	Output LOW Voltage			T _A = 0°C	-1950	-1630	mV	
				T _A = +25°C	-1950	-1630		
				T _A = +75°C	-1950	-1600		
V _{IH}	Input HIGH Voltage	Guaranteed Input HIGH Voltage (Note 3)			T _A = 0°C	-1170	-840	mV
					T _A = +25°C	-1130	-810	
					T _A = +75°C	-1070	-735	
V _{IL}	Input LOW Voltage	Guaranteed Input LOW Voltage (Note 3)			T _A = 0°C	-1950	-1480	mV
					T _A = +25°C	-1950	-1480	
					T _A = +75°C	-1950	-1450	
I _{IH}	Input HIGH Current	V _{IN} = V _{IH} (Max.)			T _A = 0°C		300	μA
					T _A = +25°C		300	
					T _A = +75°C		300	
I _{IL}	Input LOW Current	V _{IN} = V _{IL} (Min.)			T _A = 0°C	0.5		μA
					T _A = +25°C	0.5		
					T _A = +75°C	0.3		
I _{EE}	Power Supply Current	All Inputs and Outputs Open			T _A = 0°C	-260		mA
					T _A = +25°C	-260		
					T _A = +75°C	-260		

- Notes: 1. Designed to meet specifications shown after thermal equilibrium has been established. Guaranteed with transverse air flow exceeding 500 linear feet per minute.
 2. The relative values of the specified conditions and limits will be referenced to an algebraic scale. The extremities of the scale are:
 "Max." the value closest to positive infinity.
 "Min." the value closest to negative infinity.
 3. These are absolute voltages with respect to the device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment and fixturing.

DC CHARACTERISTICS over **COMMERCIAL** operating ranges (Cont'd.) (Notes 1, 2)

PAL10020EV8 (100K) Devices

Parameter Symbol	Parameter Description	Test Conditions			Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{IN} = V _{IH} (Max.) or V _{IL} (Min.)	Loading is 50 Ω to -2.0 V	V _{EE} = -4.2 V	-1025	-880	mV
V _{OL}	Output LOW Voltage			V _{EE} = -4.5 V	-1025	-880	
				V _{EE} = -4.8 V	-1035	-880	
				V _{EE} = -4.2 V	-1810	-1605	mV
				V _{EE} = -4.5 V	-1810	-1620	
V _{EH}	Input HIGH Voltage			Guaranteed Input HIGH Voltage (Note 3)	V _{EE} = -4.8 V	-1810	
V _{IL}	Input LOW Voltage	Guaranteed Input LOW Voltage (Note 3)	V _{EE} = -4.2 V		-1150	-880	mV
			V _{EE} = -4.5 V		-1165	-880	
			V _{EE} = -4.8 V	-1165	-880		
			V _{IH}	Input HIGH Current	V _{IN} = V _{IH} (Max.)	V _{EE} = -4.2 V	
I _{IL}	Input LOW Current	V _{IN} = V _{IL} (Min.)	V _{EE} = -4.5 V			300	
			V _{EE} = -4.8 V			300	
			V _{EE} = -4.2 V	0.5		μA	
			V _{EE} = -4.5 V	0.5			
I _{EE}	Power Supply Current	All Inputs and Outputs Open	V _{EE} = -4.8 V	0.5			
			V _{EE} = -4.2 V	-285		mA	
			V _{EE} = -4.5 V	-285			
				V _{EE} = -4.8 V	-285		

- Notes: 1. Designed to meet specifications shown after thermal equilibrium has been established. Guaranteed with transverse air flow exceeding 500 linear feet per minute.
2. The relative values of the specified conditions and limits will be referenced to an algebraic scale. The extremities of the scale are:
 "Max." the value closest to positive infinity.
 "Min." the value closest to negative infinity.
3. These are absolute voltages with respect to the device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment and fixturing.

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Notes 1, 2)


Parameter Symbol	Parameter Description		Min.	Max.	Unit
t_{PD}	Input or Feedback to Output			6	ns
t_S	Input or Feedback Setup Time		4.5		ns
t_H	Hold Time		0		ns
t_{CO}	Clock to Output or Feedback			3.5	ns
t_{AR}/t_{AP}	Asynchronous RESET/PRESET to Registered Output			8	ns
t_{ARW}/t_{APW}	Asynchronous RESET/PRESET Width		6		ns
t_{ARR}/t_{APR}	Asynchronous RESET/PRESET Recovery Time		6		ns
t_{WL}	Clock Width	LOW	2.5		ns
t_{WH}		HIGH	2.5		ns
f_{MAX}	Maximum Frequency	External Feedback	$1/(t_S+t_{CO})$	125	MHz
		Internal Feedback		195	MHz
		No Feedback		200	MHz
t_{EA}	Input to Output Enable			7	ns
t_{ER}	Input to Output Disable			7	ns
t_{RO}	Output Rise Time (20% – 80%)		0.7	2.2	ns
t_{FO}	Output Fall Time (80% – 20%)		0.7	2.2	ns

Notes:

1. Designed to meet specifications shown after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained.
2. Test conditions: see Setup for Testing Switching Characteristics.

Definitions of Switching Parameters


t_{PD} : Signal propagation delay from an input or an I/O pin through the array to a combinatorial output.



t_S : Time that input data must be valid before CLK edge.

t_H : Time that input data must be valid after CLK edge.


t_{CO} : Delay between clock edge and data appearing at the output.



t_{AR}/t_{AP} : Delay from an input or I/O pin activating asynchronous reset or preset to data appearing at a registered output.


t_{ARW}/t_{APW} : The minimum input or I/O pin pulse width needed to activate asynchronous reset or preset.

t_{ARR}/t_{APR} : Time that input or I/O pin must inactivate asynchronous reset or preset before CLK edge.




t_{WL} : The minimum LOW clock width.

t_{WH} : The minimum HIGH clock width.




t_{EA} : Delay between input or I/O pin activating enable term and data appearing at outputs.

t_{ER} : Delay between input or I/O pin deactivating enable term and outputs going LOW.



t_{RO} : Time taken for an output signal voltage to swing from 20% to 80% of the full logic swing.

t_{FO} : Time taken for an output signal voltage to swing from 80% to 20% of the full logic swing.




KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE; ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN

KS000012

Setup for Testing Switching Characteristics



Each oscilloscope channel input should have a 50Ω termination to ground. Oscilloscope bandwidth should be at least 1 GHz.

The pulse generator should be capable of providing 1.5 ns rise and fall times (20% to 80%).

All input and output cables should be equal lengths of matched 50Ω coaxial cable. Wire lengths between input (or I/O) pins and TP_{in} or between output pins and TP_{out} should be less than 1/4 in. long. Stubs should be avoided if possible; unavoidable stubs should be less than 2 in. long.

Used inputs that are not switching should be forced to V_{IL} or V_{IH} .


Outputs that are switching but not sensed should be terminated through 50Ω to ground.

Unused inputs and outputs may be left open.

Note that all voltages are shifted by +2.0 V with respect to normal ECL operating conditions in order to take advantage of the input terminations of the oscilloscope.


Timing thresholds in this configuration are taken to be +0.7 V.

Input and Output Equivalent Schematics



SWITCHING TEST WAVEFORM

INPUT PULSE



06176C-014A
WF023080

$t_R = t_F = 2.2 \text{ ns Max. for 10KH}$
 $t_R = t_F = 1.0 \text{ ns Max. for 100K}$


PRELOAD OF REGISTERED OUTPUTS

The PAL10H20EV8/PAL10020EV8 registered outputs are provided with circuitry to allow loading each register to either a HIGH or LOW state. This simplifies testing since any state can be loaded into the registers to control test sequencing. The pin

levels necessary to perform the PRELOAD function are detailed below.

PRELOAD is accessed by applying V_{PP} on pin 23. The data to be preloaded is set on the output pins. Bringing pin 23 back to a logic-LOW level loads the data into the output registers. During PRELOAD the outputs are disabled by a supervoltage on pin 11.

Parameter Symbol	Parameter Description	Min.	Typ.	Max.	Unit
V_{IH}	Input HIGH Level During PRELOAD and Verify	-1.1	-0.9	-0.7	V
V_{IL}	Input LOW Level During PRELOAD and Verify	-1.85	-1.65	-1.45	V
V_{PP}	Voltage Applied to Pins 11 and 23 (DIP)	1.8	2.0	2.2	V



06176-018A
WF027121


PRELOAD Waveform

POWER-UP RESET

The registers in the PAL10H20EV8/PAL10020EV8 have been designed with the capability to RESET during system power-up. Following power-up, all registers will be LOW. The output state will depend upon the state of the output buffer and the polarity fuse. This feature provides extra flexibility to the designer. A timing diagram and a parameter table are shown below. Due to the asynchronous operation of the power-up

RESET and the wide range of ways V_{EE} can fall to steady state, two conditions are required to insure a valid power-up RESET. These conditions are:

1. The V_{EE} fall must be monotonic.
2. Following RESET, the CLK input must not be driven from LOW-to-HIGH until all applicable input and feedback setup times are met.



06176C-017A

WF026070

Parameter Symbol	Parameter Description	Min.	Typ.	Max.	Unit
t_{PR}	Power-Up RESET Time		600	1000	ns
t_S	Input or Feedback Setup Time	See Switching Characteristics			
t_{WL}	Clock Width				