### 83C654/87C654

# T-49-19-08

#### DESCRIPTION

The 83C654/87C654 Single-Chip 8-Bit Microcontroller is manufactured in an advanced CMOS process and is a derivative of the 80C51 microcontroller family. The 83C654/87C654 has the same instruction set as the 80C51. Two versions of the derivative

Philips Semiconductors Microcontroller Products

83C654 - 16k bytes mask programmable ROM

87C654 --- EPROM version

This device provides architectural enhancements that make it applicable in a variety of applications for general control systems. The 8XC654 contains a non-volatile 16k × 8 read-only program memory (83C654) EPROM (87C654), a volatile 256 x 8 read/write data memory, four 8-bit I/O ports, two 16-bit timer/event counters (identical to the timers of the 80C51), a multi-source, two-priority-level, nested interrupt structure, an I2C interface, UART and on-chip oscillator and timing circuits. For systems that require extra capability, the 8XC654 can be expanded using standard TTL compatible memories and logic.


The device also functions as an arithmetic processor having facilities for both binary and BCD arithmetic plus bit-handling capabilities. The instruction set consists of over 100 instructions: 49 one-byte, 45 two-byte and 17 three-byte. With a 16(24)MHz crystal, 58% of the instructions are executed in 0.75(0.5) us and 40% in 1.5(1) us. Multiply and divide instructions require 3(2)µs.




#### **FEATURES**


- 80C51 central processing unit
- 16k x 8 ROM expandable externally to 64k bytes
- 256 x 8 RAM, expandable externally to 64k bytes
- Two standard 16-bit timer/counters
- Four &-bit I/O ports
- I<sup>2</sup>C-bus serial I/O port with byte oriented master and slave functions
- Full-duplex UART facilities
- Power control modes
  - Idle mode
- Power-down mode
- ROM code protection
- Five package styles
- Extended temperature ranges
- OTP package available
- Three speed ranges
  - 16MHz
  - 20MHz (87C654 only)
  - 24MHz (83C654 only)


#### LOGIC SYMBOL



### PIN CONFIGURATIONS







SEE PAGE 543 FOR OFP AND LCC PIN FUNCTIONS.

Product specification

# CMOS single-chip 8-bit microcontroller

83C654/87C654

T-49-19-08

### PART NUMBER SELECTION

ORDE	IPS PART R NUMBER MARKING		SIGNETICS PART		TEMPERATURE °C	
ROMiess <sup>1</sup>	ROM	ROMless <sup>1</sup>	ROM	EPROM	AND PACKAGE	FREC
P80C652FBP	P83C654FBP/xxx	S80C652-4N40	S83C654-4N40	S87C654-4N40	0 to +70, Plastic DIP	16MH
				S87C654-4F40	0 to +70, Ceramic DIP with window	16MH
P80C652FBA	P83C654FBA/xxx	S80C652-4A44	S83C654-4A44	S87C654-4A44	0 to +70, Plastic PLCC	16MF
·				S87C654-4K44	0 to +70, Ceramic CLCC with window	16M⊦
P80C652FBB	P83C654FBB/xxx	S80C652-4B44	S83C654-4B44	S87C654-4B44	0 to +70, Plastic QFP	16MH
P80C652FFP	P83C654FFP/xxx	S80C652-5N40	S83C654-5N40	S87C654-5N40	-40 to +85, Plastic DIP	16MH
				S87C654-5F40	-40 to +85, Ceramic DIP with window	16MH
P80C652FFA	P83C654FFA/xxx	S80C652-5A44	S83C654-5A44	S87C654-5A44	40 to +85, Plastic PLCC	16MH
				S87C654-5K44	-40 to +85, Ceramic CLCC with window	16MH
P80C652FFB	P83C654FFB/xxx	S80C652-5B44	S83C654-5B44	S87C654-5B44	-40 to +85, Plastic QFP	16MH
P80C652FHP	P83C654FHP/xxx	S80C652-6N40	S83C654-6N40		-40 to +125, Plastic DIP	16MH
P80C652FHA	P83C654FHA/xxx	S80C652-6A44	S83C654-6A44		-40 to +125, Plastic PLCC	16MH
P80C652FHB	P83C654FHB/xxx	S80C652-6B44	S83C654-6B44		-40 to +125, Plastic QFP	16MH
				S87C6547N40	0 to +70, Plastic DIP	20MH
				S87C654-7F40	0 to +70, Ceramic DIP with window	20MH
				S87C654-7A44	0 to +70, Plastic PLCC	20MH
				\$87C654-7K44	0 to +70, Ceramic CLCC with window	20MH
				S87C654-7B44	0 to +70, Plastic QFP	20MH
				S87C654-8N40	-40 to +85, Plastic DIP	20MH:
				S87C654-8F40	-40 to +85, Ceramic DIP with window	20MH
				S87C654-8A44	-40 to +85, Plastic PLCC	20MH:
				S87C654-8K44	-40 to +85, Ceramic CLCC with window	20MH:
				S87C654-8B44	-40 to +85, Plastic QFP	20MH
P80C652IBP	P83C654IBP/xxx	S80C652-AN40	S83C654-AN40		0 to +70, Plastic DIP	24MHz
80C652IBA	P83C654IBA/xxx	S80C652-AA44	S83C654-AA44		0 to +70, Plastic PLCC	24MHz
80C652IBB	P83C654IBB/xxx	S80C652-AB44	S83C654-AB44		0 to +70, Plastic QFP	24MHz
80C652IFP	P83C654IFP/xxx	S80C652-BN40	S83C654-BN40		-40 to +85, Plastic DIP	24MHz
80C652IFA	P83C654IFA/xxx	S80C652-BA44	S83C654-BA44		-40 to +85, Plastic PLCC	24MHz
80C652IFB	P83C654IFB/xxx	S80C652-BB44	S83C654-BB44		-40 to +85, Plastic QFP	24MHz

NOTES:

1. For full specification, see the 80C652/83C652/87C652 data sheet.

2. 83C654 frequency range is 1.2MHz – 16MHz or 1.2MHz – 24MHz.

3. 87C654 frequency range is 3.5MHz – 16MHz or 3.5MHz – 20MHz.

4. xxx denotes the ROM code number.

Philips Semiconductors Microcontroller Products


# CMOS single-chip 8-bit microcontroller

\_


### 83C654/87C654

T-49-19-08

### LCC PIN FUNCTIONS



### **QFP PIN FUNCTIONS**



#### NOTES TO QFP ONLY:

Due to EMC improvements, it is advised to connect pins 6, 28, 39 to V<sub>SS</sub> on the 80C652/83C654.

56E D

7110826 0039117 914 **PHIN** 

Dunahan an aife ania

Philips Semiconductors Microcontroller Products


Product specification

CMOS single-chip 8-bit microcontroller

83C654/87C654

T-49-19-08

#### **BLOCK DIAGRAM**



Philips Semiconductors Microcontroller Products

# CMOS single-chip 8-bit microcontroller

83C654/87C654

T-49-19-08

### **PIN DESCRIPTIONS**

	Pil	NUMB	ER		
MNEMONIC	DIP	LCC	QFP	TYPE	NAME AND FUNCTION
V <sub>SS</sub>	20	22	16	1	Ground: 0V reference.
Vcc	40	44	38	ı	Power Supply: This is the power supply voltage for normal, idle, and power-down operation.
P0.0-0.7	39–32	43–36	37–30	I/O	Port 0: Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s. Port 0 also outputs the code bytes during program verification in the 87C654. External pull-ups are required during program verification.
P1.0-P1.7	18	2-9	40–44, 1–3	I/O	Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups, except P1.6 and P1.7 which are open drain. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I <sub>IL</sub> ). Port 1 also receives the low-order address byte during program memory verification. Alternate functions include:
P1.6 P1.7	7 8	8 9	2 3	1/0	SCL: I <sup>2</sup> C-bus serial port clock line. SDA: I <sup>2</sup> C-bus serial port data line.
P2.0-P2.7	21–28	24–31	18–25	VO	Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics:   _ ). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register.
P3.0-P3.7	10–17	11, 13–19	5, 7–13	1/0	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I <sub>IL</sub> ). Port 3 also serves the special features of the 80C51 family, as listed below:
	10	11	5	1	RxD (P3.0): Serial input port
	11	13	7	0	TxD (P3.1): Serial output port
	12 13	14 15	8 9		INTO (P3.2): External interrupt INT1 (P3.3): External interrupt
	14	16	10	li	To (P3.4): Timer 0 external input
	15	17	11	ı	T1 (P3.5): Timer 1 external input
	16	18	12	0	WR (P3.6): External data memory write strobe
	17	19	13	0	RD (P3.7): External data memory read strobe
RST	9	10	4	ı	Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V <sub>SS</sub> permits a power-on reset using only an external capacitor to V <sub>CC</sub> .
ALE/PROG	30	33	27	1/0	Address Latch Enable/Program Pulse: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. This pin is also the program pulse input (PROG) during EPROM programming.
PSEN	29	32	26	0	Program Store Enable: The read strobe to external program memory. When the 87C654 is executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory.
EA/V <sub>PP</sub>	31	35	29	1	External Access Enable/Programming Supply Voltage: EA must be externally held low to enable the device to fetch code from external program memory locations 0000H and 3FFFH. If EA is held high, the device executes from internal program memory unless the program counter contains an address greater than 3FFFH. This pin also receives the 12.75V programming supply voltage (V <sub>PP</sub> ) during EPROM programming.
XTAL1	19	21	15	ı	Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.
XTAL2	18	20	14	0	Crystal 2: Output from the inverting oscillator amplifier.
IOTE:					· · · · · · · · · · · · · · · · · · ·

NOTE:

To avoid "latch-up" effect at power-on, the voltage on any pin at any time must not be higher than V<sub>CC</sub> + 0.5V or V<sub>SS</sub> - 0.5V, respectively.

83C654/87C654

T-49-19-08

### **ROM CODE PROTECTION** (83C654)

The 83C654 has an additional security feature. ROM code protection may be selected by setting a mask-programmable security bit (i.e., user dependent). This feature may be requested during ROM code submission. When selected, the ROM code is protected and cannot be read out at any time by any test mode or by any instruction in the external program memory space.

The MOVC instructions are the only instructions that have access to program code in the internal or external program memory. The EA input is latched during RESET and is "don't care" after RESET. This implementation prevents reading internal program code by switching from external program memory to internal program memory during a MOVC instruction or any other instruction that uses immediate data.

### **OSCILLATOR CHARACTERISTICS**

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator, as shown in the Logic Symbol, page 541.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed,

#### Reset

A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods), while the oscillator is running. To insure a good power-on reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles. At power-on, the voltage on Vcc and RST must come up at the same time for a proper start-up.

#### Idle Mode

In the idle mode, the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

#### Power-Down Mode

In the power-down mode, the oscillator is stopped and the instruction to invoke powerdown is the last instruction executed. Only the contents of the on-chip RAM are preserved. A hardware reset is the only way to terminate the power-down mode. The control bits for the reduced power modes are in the special function register PCON. Table 1 shows the state of the I/O ports during low current operating modes.

Table 1. External Pin Status During Idle and Power-Down Mode

MODE	PROGRAM MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3
ldle	Internal	1	1	Data	Data	Data	Data
idle	External	1	1	Float	Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Float	Data	Data	Data

### Serial Control Register (S1CON) - See Table 2

SICON (D8H) CR2 ENSI STA STO SI AA CR1 CR0

Bits CR0, CR1 and CR2 determine the serial clock frequency that is generated in the master mode of operation.

Table 2. Serial Clock Rates

			BIT FRE	QUENCY (kH	z) AT fosc		
CR2	CR1	CR0	6MHz	12MHz	16MHz	24MHz	fosc DIVIDED BY
0	0	0	23	47	62.5	94	256
0	0	1	27	54	71	107 <sup>1</sup>	224
0	1	0	31.25	62.5	83.3	125 <sup>1</sup>	192
0	1	1	37	75	100	150 <sup>1</sup>	160
1	0	0	6.25	12.5	17	25	960
1	0	1	50	100	133 <sup>1</sup>	2001	120
1	1	0	100	200 <sup>1</sup>	2671	400 <sup>1</sup>	60
1	1	1	0.25 < 62.5	0.5 < 62.5	0.67 < 56	0.98 < 50	96 × (256 – (reload value Timer 1)) (Reload value range: 0 – 254 in mode 2)

These frequencies exceed the upper limit of 100kHz of the I<sup>2</sup>C-bus specification and cannot be used in an I<sup>2</sup>C-bus application.

Philips Semiconductors Microcontroller Products

## CMOS single-chip 8-bit microcontroller

83C654/87C654

T-49-19-08

### ABSOLUTE MAXIMUM RATINGS1, 2, 3

PARAMETER	RATING	UNIT
Storage temperature range	65 to +150	°C
Voltage on EA/V <sub>PP</sub> to V <sub>SS</sub> (87C654 only)	-0.5 to + 13	٧
Voltage on any other pin to V <sub>SS</sub>	-0.5 to + 6.5	٧
Input, output current on any single pin	±5	mA
Power dissipation (based on package heat transfer limitations, not device power consumption)	1	w

#### NOTES:

- 1. Stresses above those listed under Absolute Maximum Ratings may cause permanent Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.
   This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima.
   Parameters are valid over operating temperature range unless otherwise specified. All woltages are with respect to V<sub>SS</sub> unless otherwise noted.

#### **DEVICE SPECIFICATIONS**

		VOLTAGE V)		UENCY Hz)	TEMPERATURE RANGE	
TYPE	MIN.	MAX.	MIN.	MAX.	(°C)	
P83C654FB	4.0	6.0	1.2	16	0 to +70	
S87C654-4	4.5	5.5	3.5	16	0 to +70	
	•					
P83C654FF	4.0	6.0	1.2	16	-40 to +85	
S87C654-5	4.5	5,5	3.5	16	-40 to +85	
P83C654FH	4,5	5.5	1,2	16	-40 to +125	
S87C654-7	4,5	5.5	3.5	20	0 to +70	
S87C654-8	4.5	5.5	3.5	20	-40 to +85	
P83C654IB	4.5	5.5	1,2	24	0 to +70	
P83C654IF	4.5	5.5	1.2	24	-40 to +85	

Product specification

# CMOS single-chip 8-bit microcontroller

83C654/87C654

T-49-19-08

# DC ELECTRICAL CHARACTERISTICS

		' '	TEST	LIN	IITS	
SYMBOL	PARAMETER	PART TYPE	CONDITIONS	MIN.	MAX.	UNIT
V <sub>il.</sub>	Input low voltage, except EA, P1.6/SCL, P1.7/SDA	0 to +70°C -40 to +85°C -40 to +125°C		-0.5 -0.5 -0.5	0.2V <sub>CC</sub> -0.1 0.2V <sub>CC</sub> -0.15 0.2V <sub>CC</sub> -0.25	V V
V <sub>fL1</sub>	Input low voltage to EA	0 to +70°C -40 to +85°C -40 to +125°C		-0.5 -0.5 -0.5	0.2V <sub>CC</sub> -0.3 0.2V <sub>CC</sub> -0.35 0.2V <sub>CC</sub> -0.45	V V
VIL2	Input low voltage to P1.6/SCL, P1.7/SDA <sup>6</sup>			-0.5	0.3V <sub>CC</sub>	V
V <sub>IH</sub>	input high voltage, except XTAL1, RST, P1.6/SCL, P1.7/SDA	0 to +70°C -40 to +85°C -40 to +125°C		0.2V <sub>CC</sub> +0.9 0.2V <sub>CC</sub> +1.0 0.2V <sub>CC</sub> +1.0	V <sub>CC</sub> +0.5 V <sub>CC</sub> +0.5 V <sub>CC</sub> +0.5	V V
V <sub>IHI</sub>	Input high voltage, XTAL1, RST	0 to +70°C -40 to +85°C -40 to +125°C		0.7V <sub>CC</sub> 0.7V <sub>CC</sub> +0.1 0.7V <sub>CC</sub> +0.1	V <sub>CC</sub> +0.5 V <sub>CC</sub> +0.5 V <sub>CC</sub> +0.5	>>>
V <sub>IH2</sub>	Input high voltage, P1.6/SCL, P1.7/SDA <sup>6</sup>			0.7V <sub>CC</sub>	6.0	V
V <sub>OL</sub>	Output low voltage, ports 1, 2, 3, except P1.6/SCL, P1.7/SDA		l <sub>OL</sub> = 1.6mA <sup>8, 9</sup>		0.45	٧
V <sub>OL1</sub>	Output low voltage, port 0, ALE, PSEN		l <sub>OL</sub> = 3.2mA <sup>8, 9</sup>		0.45	٧
VOL2	Output low voltage, P1.6/SCL, P1.7/SDA		I <sub>OL</sub> = 3.0mA		0.4	٧
V <sub>OH</sub>	Output high voltage, ports 1, 2, 3		I <sub>OH</sub> = -60µA I <sub>OH</sub> = -25µA I <sub>OH</sub> = -10µA	2.4 0.75V <sub>CC</sub> 0.9V <sub>CC</sub>		V V V
V <sub>OH1</sub>	Output high voltage; port 0 in external bus mode, ALE, PSEN, RST <sup>10</sup>		I <sub>OH</sub> = -400μA I <sub>OH</sub> = -150μA I <sub>OH</sub> = -40μA	2.4 0.75V <sub>CC</sub> 0.9V <sub>CC</sub>		V V
أزل	Logical 0 input current, ports 1, 2, 3, 4, except P1.6/SCL, P1.7/SDA	0 to +70°C -40 to +85°C -40 to +125°C	V <sub>IN</sub> = 0.45V		50 75 75	μΑ μΑ μΑ
I <sub>TL</sub>	Logical 1-to-0 transition current, ports 1, 2, 3, except P1.6/SCL, P1.7/SDA	0 to +70°C -40 to +85°C -40 to +125°C	See note 7		650 750 750	μΑ μΑ μΑ
I <sub>L1</sub>	Input leakage current, port 0	-	0.45V < V <sub>I</sub> < V <sub>CC</sub>		±10	μA
l <sub>L2</sub>	Input leakage current, P1.6/SCL, P1.7/SDA		0V < V <sub>1</sub> < 6.0V 0V < V <sub>CC</sub> < 6.0V		±10	μ <b>Α</b> μ <b>Α</b>
lcc	Power supply current:  Active mode @ 16MHz (83C654)². 11  Active mode @ 16MHz (87C654)²  Active mode @ 24MHz (80/83C654)². 11  Idle mode @ 16MHz (83C654)³. 11  Idle mode @ 16MHz (87C654)³  Idle mode @ 24MHz (80/83C654)³. 11  Power down mode⁴. 5  Power down mode (87C654)⁴. 5  Power down mode (80/83C654)⁴. 5	-40 to +85°C -40 to +125°C	See note 1 V <sub>CC</sub> =6.0V V <sub>CC</sub> =5.5V		28 25 35 6 6 7 50	mA mA mA mA mA μA
R <sub>RST</sub>	Internal reset pull-down resistor	-40 (0 +125°0	-	50	100	μA
	Pin capacitance		Freq.=1MHz	50	150	kΩ pF

NOTES: See Next Page.

Product specification

## CMOS single-chip 8-bit microcontroller

83C654/87C654

T-49-19-08

#### NOTES FOR DC ELECTRICAL CHARACTERISTICS:

See Figures 9 through 12 for ICC test conditions.

See Figures 9 through 12 for  $I_{CC}$  less contoutons. The operating supply current is measured with all output pins disconnected; XTAL1 driven with  $t_r = t_f = 10 \text{ns}$ ;  $V_{IL} = V_{SS} + 0.5V$ ;  $V_{H} = V_{CC} - 0.5V$ ; XTAL2 not connected;  $EA = RST = Port 0 = P1.6 = P1.7 = V_{CC}$ ;  $f_{CLK} = 16MHz$ . See Figure 9. The idle mode supply current is measured with all output pins disconnected; XTAL1 driven with  $t_r = t_f = 10 \text{ns}$ ;  $V_{IL} = V_{SS} + 0.5V$ ;  $V_{IH} = V_{CC} - 0.5V$ ; XTAL2 not connected; Port  $0 = P1.6 = P1.7 = V_{CC}$ ;  $EA = RST = V_{SS}$ ;  $f_{CLK} = 16MHz$ . See Figure 10.

The power-down current is measured with all output pins disconnected; XTAL2 not connected; Port 0 = P1.6 = P1.7 = VCC; EA = RST = V<sub>SS</sub>. See Figure 12.

2V ≤ V<sub>PD</sub> ≤ V<sub>CC</sub>max.

The input threshold voltage of P1.6 and P1.7 (SIO1) meets the I<sup>2</sup>C specification, so an input voltage below 0.3V<sub>CC</sub> will be recognized as a logic 0 while an input voltage above 0.7V<sub>CC</sub> will be recognized as a logic 1.

Pins of ports 1, 2, and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when V<sub>IN</sub> is approximately 2V.


maximum value when v<sub>N</sub> is approximately 2v. Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the V<sub>OL</sub>s of ALE and ports 1 and 3. The noise is due to external bus capacitiance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100pF), the noise pulse on the ALE pin may exceed 0.8V. In such cases, it may be desirable to qualify ALE with a Schmilt Trigger STROBE input. In can exceed these conditions provided that no single output sinks more than 5mA and no more than two outputs exceed the test conditions.

Under steady state (non-transient) conditions, IQL must be externally limited as follows: Maximum IQL = 10mA per port pin; Maximum | Q<sub>L</sub> = 25mA total for Port 0; Maximum | Q<sub>L</sub> = 15mA total for Ports 1, 2, and 3; Maximum | Q<sub>L</sub> = 71mA total for all output pins. If | Q<sub>L</sub> exceeds the test conditions, V<sub>QL</sub> may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

10. Capacitive loading on ports 0 and 2 may cause the V<sub>QH</sub> on ALE and PSEN to momentarily fall below the 0.9V<sub>CC</sub> specification when the

address bits are stabilizing.

11. Iccurate for the 80/83C654 at the other frequencies can be derived from Figure 1, where FREQ is the external oscillator frequency in MHz. ICCMAX is given in mA.



Product specification

# CMOS single-chip 8-bit microcontroller

83C654/87C654

T-49-19-08

### AC ELECTRICAL CHARACTERISTICS<sup>1, 2</sup>

	1		16MHz	CLOCK	VARIAB	LE CLOCK	
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	UNIT
1/t <sub>CLCL</sub>	2	Oscillator frequency			1.2 (3.5)	16	MHz
t <sub>LHLL</sub>	2	ALE pulse width	85		2t <sub>CLCL</sub> -40		ns
t <sub>avll</sub>	2	Address valid to ALE low	8		t <sub>CLCL</sub> -55		ns
LLAX	2	Address hold after ALE low	28		t <sub>CLCL</sub> 35		ns
tliv	2	ALE low to valid instruction in		150		4t <sub>CLCL</sub> -100	ns
t <sub>LLPL</sub>	2	ALE low to PSEN low	23		t <sub>CLCL</sub> -40		ns
t <sub>PLPH</sub>	2	PSEN pulse width	143		3t <sub>CLCL</sub> -45	i i	ns
t <sub>PLIV</sub>	2	PSEN low to valid instruction in		83		3t <sub>CLCL</sub> -105	ns
₽хіх	2	Input instruction hold after PSEN	0		0	1	ns
ФXIZ	2	Input instruction float after PSEN		38		t <sub>CLCL</sub> -25	ns
taviv	2	Address to valid instruction in		208		5t <sub>CLCL</sub> 105	ns
tplaz	2	PSEN low to address float		10		10	ns
Data Memo	ry		<del></del>		•		
t <sub>AVLL</sub>	3, 4	Address valid to ALE low	28		t <sub>CLCL</sub> -35		ns
t <sub>ALRH</sub>	3, 4	RD pulse width	275		6t <sub>CLCL</sub> 100		ns
tww	3, 4	WR pulse width	275		6t <sub>CLCL</sub> -100		ns
t <sub>RLDV</sub>	3, 4	RD low to valid data in		148		5t <sub>CLCL</sub> -165	ns
t <sub>RHDX</sub>	3, 4	Data hold after RD	0		0		ns
t <sub>RHDZ</sub>	3, 4	Data float after RD		55		2t <sub>CLCL</sub> -70	ns
LLDV	3, 4	ALE low to valid data in		350		8t <sub>CLCL</sub> 150	ns
t <sub>AVDV</sub>	3, 4	Address to valid data in		398		9t <sub>CLCL</sub> -165	กร
t.lwl	3, 4	ALE low to RD or WR low	138	238	3t <sub>CLCL</sub> -50	3t <sub>CLCL</sub> +50	ns
t <sub>avwl</sub>	3, 4	Address valid to WR low or RD low	120		4t <sub>CLCL</sub> 130		ns
tavwx	3, 4	Data valid to WR transition	3		t <sub>CLCL</sub> -60		ns
t <sub>DW</sub>	3, 4	Data setup time before WR	288		7t <sub>CLCL</sub> 150		ns
twiax	3, 4	Data hold after WR	13		t <sub>CLCL</sub> -50		ns
trlaz	3, 4	RD low to address float		0		0	ns
twill	3, 4	RD or WR high to ALE high	23	103	t <sub>CLCL</sub> -40	t <sub>CLCL</sub> +40	ns
Shift Regist	er				<u> </u>	0.00	
XLXL	5	Serial port clock cycle time <sup>3</sup>	0.75		12t <sub>CLCL</sub>		μs
оухн	5	Output data setup to clock rising edge <sup>3</sup>	492		10t <sub>CLCL</sub> -133		ns
хнох	5	Output data hold after clock rising edge <sup>3</sup>	80		2t <sub>CLCL</sub> -117		ns
хнох	5	Input data hold after clock rising edge <sup>3</sup>	0		0		ns
XHDV	5	Clock rising edge to input data valid <sup>3</sup>		492		10t <sub>CLCL</sub> 133	ns
xternal Clo	ck					, SOLOL SO	
снех	6	High time <sup>3</sup>	20		20	tclcl-tlow	ns
CLCX	6	Low time <sup>3</sup>	20		20	tolor-thigh	ns
CLCH	6	Rise time <sup>3</sup>	<del></del>	20		20	ns
	6	Fall time <sup>3</sup>	_	20			

Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.
 These values are characterized but not 100% production tested.

83C654/87C654

T-49-19-08

### AC ELECTRICAL CHARACTERISTICS<sup>1, 2</sup>

	I		24MHz	CLOCK	VARIABL	E CLOCK	l
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	UNIT
1/t <sub>CLCL</sub>	2	Oscillator frequency			1.2 (3.5)	24 (20)	MHz
<b>L</b> HLL	2	ALE pulse width	43		2t <sub>CLCL</sub> -40		ns
tavil	2	Address valid to ALE low	17		t <sub>CLCL</sub> -25		ns
t <sub>LLAX</sub>	2	Address hold after ALE low	17		t <sub>CLCL</sub> -25		ns
t <sub>LLIV</sub>	2	ALE low to valid instruction in	<u>"                                     </u>	102		4t <sub>CLCL</sub> 65	ns
tupi.	2	ALE low to PSEN low	17		t <sub>CLCL</sub> -25		ns
ФГБН	2	PSEN pulse width	80		3t <sub>CLCL</sub> 45		ns
teliv	2	PSEN low to valid instruction in		65		3t <sub>CLCL</sub> -60	ns
t <sub>PXIX</sub>	2	Input instruction hold after PSEN	0		0		ns
t <sub>PXIZ</sub>	2	Input instruction float after PSEN		17		t <sub>CLCL</sub> -25	ns
taviv	2	Address to valid instruction in		128		5t <sub>CLCL</sub> -80	ns
t <sub>PLAZ</sub>	2	PSEN low to address float		10	-	10	ns
Data Memo	ry			·		<u> </u>	<u> </u>
tavil	3, 4	Address valid to ALE low	17	T	t <sub>CLCL</sub> -25	[	ns
t <sub>RLRH</sub>	3, 4	RD pulse width	150	1	6t <sub>CLCL</sub> -100		ns
tww	3, 4	WR pulse width	150	-	6t <sub>CLCL</sub> -100	<b></b>	ns
t <sub>RLDV</sub>	3, 4	RD low to valid data in		118	GLOL	5t <sub>CLCL</sub> -90	ns
t <sub>RHDX</sub>	3, 4	Data hold after RD	<del> </del>	<del>                                     </del>	0		ns
trhoz	3, 4	Data float after RD		55		2t <sub>CLCL</sub> -28	ns
\$LLDV	3, 4	ALE low to valid data in		183		8t <sub>CLCL</sub> -150	ns
tavov	3,4	Address to valid data in		210		9t <sub>CLCL</sub> -165	ns
term.	3, 4	ALE low to RD or WR low	75	175	3t <sub>CLCL</sub> -50	3t <sub>CLCL</sub> +50	ns
tavwl	3, 4	Address valid to WR low or RD low	92	1	4t <sub>CLCL</sub> -75	- CECE : - C	ns
tovwx	3, 4	Data valid to WR transition	12	1	t <sub>CLCL</sub> -30		ns
tow	3, 4	Data setup time before WR	162	<b>-</b>	7t <sub>CLCL</sub> -130	-	ns
twnox	3,4	Data hold after WR	17	<b> </b>	t <sub>CLCL</sub> -25		ns
t <sub>RLAZ</sub>	3, 4	RD low to address float	<del></del>	0	CLOL 25	0	ns
twith	3, 4	RD or WR high to ALE high	17	67	t <sub>CLCL</sub> -25	t <sub>CLCL</sub> +25	ns
Shift Regis	ler	<u> </u>		1	OLOL	CLOLITE	<u> </u>
txlxl	5	Serial port clock cycle time <sup>3</sup>	0,5	T	12t <sub>CLCL</sub>	Υ	μѕ
фихн	5	Output data setup to clock rising edge <sup>3</sup>	283		10t <sub>CLCL</sub> -133		ns
txHQX	5	Output data hold after clock rising edge <sup>3</sup>	23	<del> </del>	2t <sub>CLCL</sub> -60		ns
t <sub>XHDX</sub>	5	Input data hold after clock rising edge <sup>3</sup>	0		0		ns
t <sub>XHDV</sub>	5	Clock rising edge to input data valid <sup>3</sup>	<del>-   · · · · · · · · · · · · · · · · · · </del>	283	<del> </del>	10t <sub>CLCL</sub> -133	ns
External Cl		I may - 9			I	I TOTAL TOO	
Снех	6	High time <sup>3</sup>	17	1	17	toror train	ns
tclcx	6	Low time <sup>3</sup>	17	-	17	touck turan	ns
CLCH CLCH	6	Rise time <sup>3</sup>	- 17	20	<del>''</del>	tolol-thigh 20	<del> </del>
t <sub>CHCL</sub>	6	Fall time <sup>3</sup>		20	<del> </del>	20	ns ns

Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.
 These values are characterized but not 100% production tested.

### CMOS single-chip 8-bit microcontroller

83C654/87C654

T-49-19-08

#### AC ELECTRICAL CHARACTERISTICS -- I2C INTERFACE


SYMBOL	PARAMETER	INPUT	OUTPUT
SCL TIMI	NG CHARACTERISTICS	<u> </u>	
t <sub>HD</sub> ; STA	START condition hold time	≥ 14 t <sub>CLCL</sub>	> 4.0µs <sup>1</sup>
t <sub>LOW</sub>	SCL LOW time	≥ 16 t <sub>CLCL</sub>	> 4.7µs <sup>1</sup>
Чисн	SCL HIGH time	≥ 14 t <sub>CLCL</sub>	> 4.0µs <sup>1</sup>
tac	SCL rise time	≤ 1µs	_2
t <sub>FC</sub>	SCL fall time	≤ 0.3μs	< 0.3μs <sup>3</sup>
SDA TIMI	NG CHARACTERISTICS		
t <sub>SU</sub> ; DAT1	Data set-up time	≥ 250ns	> 20 t <sub>CLCL</sub> - t <sub>RD</sub>
t <sub>SU</sub> ; DAT2	SDA set-up time (before rep. START cond.)	≥ 250ns	> 1µs¹
t <sub>SU</sub> ; DAT3	SDA set-up time (before STOP cond.)	≥ 250ns	> 8 t <sub>CLCL</sub>
t <sub>HD</sub> ; DAT	Data hold time	≥ 0ns	> 8 t <sub>CLCL</sub> t <sub>FC</sub>
t <sub>SU</sub> ; STA	Repeated START set-up time	≥ 14 t <sub>CLCL</sub>	> 4.7µs¹
t <sub>SU</sub> ; STO	STOP condition set-up time	≥ 14 t <sub>CLCL</sub>	> 4.0µs <sup>1</sup>
BUF	Bus free time	≥ 14 t <sub>CLCL</sub>	> 4.7µs¹
l <sub>RD</sub>	SDA rise time	≤1µs	_2
ttD	SDA fall time	≤ 0.3μs	< 0.3μs <sup>3</sup>

#### NOTES:

 At 100 kbit/s. At other bit rates this value is inversely proportional to the bit-rate of 100 kbit/s.
 Determined by the external bus-line capacitance and the external bus-line pull-resistor, this must be < 1μs.</li>
 Spikes on the SDA and SCL lines with a duration of less than 3 t<sub>CLCL</sub> will be filtered out. Maximum capacitance on bus-lines SDA and SCL = 400pF.

Cicl = 1/losc = one oscillator clock period at pin XTAL1. For 62ns (42ns) < t<sub>CLCL</sub> < 285ns (16MHz (24MHz) > f<sub>OSC</sub> > 3.5MHz) the Si01 interface meets the |<sup>2</sup>C-bus specification for bit-rates up to 100 kbit/s.

TIMING SIO1 (I2C) INTERFACE



Product specification

# CMOS single-chip 8-bit microcontroller

83C654/87C654

T-49-19-08

### **EXPLANATION OF THE AC SYMBOLS**

Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:

Q - Output data R - RD signal t - Time V - Valid

W- WR signal

X - No longer a valid logic level

Z - Float

Examples: tavLL = Time for address valid

to ALE low. t<sub>LLPL</sub> = Time for ALE low to PSEN low.


A - Address C - Clock


D - Input data

H - Logic level high

I - Instruction (program memory contents)

L - Logic level low, or ALE







Product specification

# CMOS single-chip 8-bit microcontroller

83C654/87C654

T-49-19-08







Philips Semiconductors Microcontroller Products


## CMOS single-chip 8-bit microcontroller

83C654/87C654

T-49-19-08










# CMOS single-chip 8-bit microcontroller


## 83C654/87C654

T-49-19-08









#### NOTE:

Ports 1.6 and 1.7 should be connected to V<sub>CC</sub> through resistors of sufficiently high value such that the sink current into these pins does not exceed the I<sub>OL1</sub> specification.

Product specification

## CMOS single-chip 8-bit microcontroller

83C654/87C654

T-49-19-08

#### **EPROM CHARACTERISTICS**

The 87C654 is programmed by using a modified Quick-Pulse Programming™ algorithm. It differs from older methods in the value used for Vpp (programming supply voltage) and in the width and number of the ALE/PROG pulses.

The 87C654 contains two signature bytes that can be read and used by an EPROM programming system to identify the device. The signature bytes identify the device as an 87C654 manufactured by Philips Components.

Table 3 shows the logic levels for reading the signature byte, and for programming the program memory, the encryption table, and the lock bits. The circuit configuration and waveforms for quick-pulse programming are shown in Figures 13 and 14. Figure 15 shows the circuit configuration for normal program memory verification.

#### **Quick-Pulse Programming**

The setup for microcontroller quick-pulse programming is shown in Figure 13. Note that the 87C654 is running with a 4 to 6MHz oscillator. The reason the oscillator needs to be running is that the device is executing internal address and program data transfers.

The address of the EPROM location to be programmed is applied to ports 1 and 2, as shown in Figure 13. The code byte to be programmed into that location is applied to port 0. RST, PSEN and pins of ports 2 and 3 specified in Table 3 are held at the 'Program Code Data' levels indicated in Table 3. The ALE/PROG is pulsed low 25 times as shown in Figure 14.

To program the encryption table, repeat the 25 pulse programming sequence for addresses 0 through 1FH, using the 'Pgm Encryption Table' levels. Do not forget that after the encryption table is programmed. verification cycles will produce only encrypted data.

To program the lock bits, repeat the 25 pulse programming sequence using the 'Pam Lock Bit levels. After one lock bit is programmed, further programming of the code memory and encryption table is disabled. However, the other lock bit can still be programmed.

Note that the EA/VPP pin must not be allowed to go above the maximum specified VPP level for any amount of time. Even a narrow glitch above that voltage can cause permanent damage to the device. The Vpp source should be well regulated and free of glitches and overshoot.

#### Program Verification

If lock bit 2 has not been programmed, the on-chip program memory can be read out for program verification. The address of the program memory locations to be read is applied to ports 1 and 2 as shown in Figure 15. The other pins are held at the 'Verify Code Data' levels indicated in Table 3. The contents of the address location will be emitted on port 0. External pull-ups are required on port 0 for this operation,

If the encryption table has been programmed. the data presented at port 0 will be the exclusive NOR of the program byte with one of the encryption bytes. The user will have to know the encryption table contents in order to correctly decode the verification data. The encryption table itself cannot be read out.

#### Reading the Signature Bytes

The signature bytes are read by the same procedure as a normal verification of locations 030H and 031H, except that P3.6 and P3.7 need to be pulled to a logic low. The values are:

(030H) =15H indicates manufactured by **Philips** 

(031H) = 99H indicates 87C654

#### Program/Verify Algorithms

Any algorithm in agreement with the conditions listed in Table 3, and which satisfies the timing specifications, is suitable.

### **Erasure Characteristics**

Erasure of the EPROM begins to occur when the chip is exposed to light with wavelengths shorter than approximately 4,000 angstroms. Since sunlight and fluorescent lighting have wavelengths in this range, exposure to these light sources over an extended time (about 1 week in sunlight, or 3 years in room level fluorescent lighting) could cause inadvertent erasure. For this and secondary effects, it is recommended that an opaque label be placed over the window. For elevated temperature or environments where solvents are being used, apply Kapton tape Fluorglas part number 2345-5, or equivalent.

The recommended erasure procedure is exposure to ultraviolet light (at 2537 angstroms) to an integrated dose of at least 15W-sec/cm<sup>2</sup>. Exposing the EPROM to an ultraviolet lamp of 12,000uW/cm2 rating for 20 to 39 minutes, at a distance of about 1 inch, should be sufficient. Erasure leaves the array in an all 1s state.

Table 3. **EPROM Programming Modes** 

MODE	RST	PSEN	ALE/PROG	EA/V <sub>PP</sub>	P2.7	P2.6	P3.7	P3.6
Read signature	1	0	1	1	0.	0	0	0
Program code data	1	0	0,	V <sub>PP</sub>	1	0	1	1
Verify code data	1	0	1	1	0	0	1	1
Pgm encryption table	1	0	0+	V <sub>PP</sub>	1	0	1	0
Pgm lock bit 1	1	0	0*	V <sub>PP</sub>	1	1	1	1
Pgm lock bit 2	1	0	0.	V <sub>PP</sub>	1	1	0	0

'0' = Valid low for that pin, '1' = valid high for that pin.

 $V_{PP} = 12.75V \pm 0.25V$ .

V<sub>CC</sub> = 5V±10% during programming and verification.

ALE/PROG receives 25 programming pulses while VPP is held at 12.75V. Each programming pulse is low for 100µs (±10µs) and high for a minimum of 10us.


<sup>™</sup>Trademark phrase of Intel Corporation.


Product specification


# CMOS single-chip 8-bit microcontroller

83C654/87C654

T-49-19-08








83C654/87C654

T-49-19-08

### **EPROM PROGRAMMING AND VERIFICATION CHARACTERISTICS**

T<sub>amb</sub> = 21°C to +27°C, V<sub>CC</sub> = 5V±10%, V<sub>SS</sub> = 0V (See Figure 16)

SYMBOL	PARAMETER	MIN	MAX	UNIT
V <sub>PP</sub>	Programming supply voltage	12.5	13.0	V
lpp	Programming supply current		50	mA
1/t <sub>CLCL</sub>	Oscillator frequency	4	6	MHz
t <sub>AVGL</sub>	Address setup to PROG low	48t <sub>CLCL</sub>		
<sup>†</sup> GHAX	Address hold after PROG	48t <sub>CLCL</sub>		
t <sub>DVGL</sub>	Data setup to PROG low	48t <sub>CLCL</sub>		
t <sub>GHDX</sub>	Data hold after PROG	48tolci		
<b>t</b> ∈HSH	P2.7 (ENABLE) high to V <sub>PP</sub>	48t <sub>CLCL</sub>		Ì
tshgl.	V <sub>PP</sub> setup to PROG low	10		μѕ
t <sub>GHSL</sub>	V <sub>PP</sub> hold after PROG	10		μs
t <sub>GLGH</sub>	PROG width	90	110	μѕ
tavov	Address to data valid		48t <sub>CLCL</sub>	
t <sub>ELOZ</sub>	ENABLE low to data valid		48t <sub>CLCL</sub>	
t <sub>EHQZ</sub>	Data float after ENABLE	0	48t <sub>CLCL</sub>	
t <sub>GHGL</sub>	PROG high to PROG low	10		μѕ





Purchase of Philips' I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C-system provided the system conforms to the I<sup>2</sup>C specifications defined by Philips.