STEL-1130 Data Sheet

STEL-1130

Quadrature Amplitude/Vector Modulator

STANFORD TELECOM[®]

8585242 0002057 736


FEATURES

- 60 MHz THROUGHPUT CAPABILITY
- 12-BIT INPUTS
- OFFSET BINARY OR TWO'S COMPLEMENT INPUTS AT NCO PORTS
- TWO'S COMPLEMENT OR UNSIGNED INPUTS AT MODULATION PORTS
- PRODUCTS CAN BE ADDED OR SUBTRACTED
- Q OUTPUT AVAILABLE INDIVIDUALLY
- 12-BIT ROUNDED OR TRUNCATED PRODUCTS

FUNCTIONAL DESCRIPTION

The STEL-1130 Quadrature Amplitude Modulator is intended to be used to amplitude modulate the output of a Numerically Controlled Oscillator (NCO). Quadrature Amplitude Modulation (QAM), also known as Vector Modulation, can be produced with a suitable NCO, such as the STEL-1172B and the STEL-1177. The STEL-1130 is cascaded with the outputs of the NCO, resulting in modulated digitized signals suitable for digital to analog conversion or digital signal processing. The format of the signals at the NCO input (SIN, COS) ports can be either offset binary or two's complement, making the STEL-1130 compatible with most NCOs. The format of the signals at the modulation (I, Q) ports can be either two's complement or unsigned magnitude, allowing the STEL-1130 to be used for both suppressed carrier and unsuppressed carrier modulation. The quadrature modulation capability also makes it suitable for single sideband (SSB) suppressed carrier modulation, as well as QAM modulation in data modems.

BLOCK DIAGRAM




PIN CONFIGURATION


Package: 84 pin PLCC

Thermal coefficient, $\theta_{ia} = 36^{\circ}C/W$

Package: 84 pin CLDCC

Thermal coefficient, $\theta_{ja} = 34$ °C/W





Notes: (1) Tolerances on pin spacing are not cumulative.

- (2) Dimensions apply at seating plane.
- (3) PLCC and CLDCC packages have different corners and may not fit into sockets designed for the other type. Universal sockets are available without alignment locators.

PIN CONNECTIONS

| 11 12 13 14 15 16 | SIN ₃ V _{DD} SIN ₄ SIN ₅ SIN ₆ SIN ₇ SIN ₈ | 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 | SIN ₁₀ SIN ₁₁ V _{SS} CLK V _{SS} RESET V _{SS} COS ₀ COS ₁ COS ₂ COS ₃ COS ₄ COS ₅ COS ₆ V _{DD} COS ₇ | 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 | COS ₉ COS ₁₀ COS ₁₁ Q ₀ Q ₁ Q ₂ Q ₃ Q ₄ V _{SS} Q ₅ Q ₆ Q ₇ Q ₈ Q ₉ Q ₁₀ Q ₁₁ | 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 | SUB V _{SS} V _{DD} OUT ₀ OUT ₁ I.C. V _{SS} OUT ₂ OUT ₃ OUT ₄ OUT ₅ OUT ₆ V _{SS} OUT ₇ OUT ₈ OUT ₉ | 70 71 72 73 74 75 76 77 78 79 80 81 82 83 | I ₁ I ₂ I ₃ I ₄ |
|----------------------------------|---|--|---|--|--|--|--|--|---|
| 16 | - | 33 | | 50 | | 67 | V | | • |
| | | | | | | | | | |

Note: I.C. denotes Internal Connection. These pins must be left unconnected. Do not use for vias.

N.C. denotes No Connection. Can be used for vias.

FUNCTION BLOCK DESCRIPTION

FORMAT CONVERSION BLOCKS

These blocks are used to convert the format of the input signals on the SIN₁₁₋₀ and COS₁₁₋₀ input busses from offset binary to the two's complement format used internally when the OBEN signal is set high.

MULTIPLIER BLOCKS

The multiplier blocks form the core of the QAM function. The two 12-bit signed inputs to each multiplier produce a 23-bit product, but this is truncated in the multipliers and only the 13 most significant bits are actually generated. The two 12-bit by 12-bit multipliers are pipelined and start a new 13-bit product every clock cycle. As a result, the STEL-1130 has a maximum throughput rate of 60 MHz.

ROUNDING BLOCKS

The two rounding blocks modify the 13-bit products from the multipliers to produce 12-bit rounded products when the **ROUND** signal is set high. The products will be truncated to 12 bits when **ROUND** is set low.

ADD/SUBTRACT BLOCK

This block is used to add or subtract the products from the multipliers. The resulting 13-bit sum-of-products is brought out on the OUT₁₂₋₀ bus in Two's Complement. Note that when ADDEN is set low the output is the 12-bit Q*COS signal, in which case the MSB (OUT₁₂) will be invalid.

MUX BLOCK

This block selects the data brought out on the OUT_{12-0} bus, depending on the state of the ADDEN input. When this signal is set high the function available at the OUT_{12-0} bus is $I*SIN\pm Q*COS$, and when it is set low the function available is Q*COS.

INPUT SIGNALS

RESET

The RESET input is asynchronous and active low, and clears all the registers in the device. When RESET goes low, all registers are cleared within 20 nsecs, and normal operation will resume after this signal returns high. The data on the OUT₁₂₋₀ bus will remain at zero for 18 clock cycles after RESET returns high.

CLOCK

All synchronous functions performed within the NCO are referenced to the rising edge of the CLOCK input. The CLOCK signal should be nominally a square wave at a maximum frequency of 60 MHz. A non-repetitive CLOCK waveform is permissible as long as the minimum duration positive or negative pulse on the waveform is always greater than 5 nanoseconds.

I₁₁ through I₀

Signals on the 12-bit I_{11-0} bus are multiplied by the signals on the SIN_{11-0} bus to form a 13-bit truncated product. This product is then rounded or truncated to a 12-bit product before being loaded into the Add/Subtract and Mux Blocks. There is a 16/18-cycle pipeline delay from when a value is applied at the I_{11-0} bus to the result of this value appearing at the output (see **ADDEN**).

Q₁₁ through Q₀

Signals on the 12-bit \mathbf{Q}_{11-0} bus are multiplied by the signals on the \mathbf{COS}_{11-0} bus to form a 13-bit truncated product. This product is then rounded or truncated to a 12-bit product before being loaded into the Add/Subtract Block. There is a 16/18-cycle pipeline delay from when a value is applied at the \mathbf{Q}_{11-0} bus to the result of this value appearing at the output (see ADDEN).

SIN₁₁ through SIN₀

Signals on the 12-bit SIN_{11-0} bus are multiplied by the signals on the I_{11-0} bus to form a 13-bit truncated product. This product is then rounded or truncated to a 12-bit product before being loaded into the Add/Subtract and Mux Blocks. There is a 16/18-cycle pipeline delay from when a value is applied at the SIN_{11-0} bus to the result of this value appearing at the output (see **ADDEN**).

COS₁₁ through COS₀

Signals on the 12-bit COS_{11-0} bus are multiplied by the signals on the Q_{11-0} bus to form a 13-bit truncated product. This product is then rounded or truncated to a 12-bit product before being loaded into the Add/Subtract Block. There is a 16/18-cycle pipeline delay from when a value is applied at the COS_{11-0} bus to the result of this value appearing at the output (see ADDEN).

OBEN

The Offset Binary Enable signal controls the function of the Format Conversion Blocks. When this signal is set high the signals on the SIN₁₁₋₀ and COS₁₁₋₀ busses are converted from Offset Binary Format to the Two's Complement format used internally. Offset Binary is the format of the output signals of most NCOs, including both the STEL-1172B and the STEL-1177. When it is set low no conversion takes place, allowing signals in Two's Complement format to be used on these busses.

ROUND

The **ROUND** signal controls the function of the Rounding Blocks. When this signal is set high the 13-bit products from the two multipliers are rounded to 12-bit products, and when it is set low the products are truncated to 12 bits. If this signal is changed during operation of the device the result will appear at the output after a 5 clock cycle delay.

SUB

The Subtract signal controls the function of the Add/Subtract Block. When this signal is set high the function performed is I*SIN - Q*COS, and when it is set low the function performed is I*SIN + Q*COS. If this signal is changed during operation of the device the result will appear at the output after a 4 clock cycle delay.

ADDEN

The Add Enable signal controls the function of the Mux Block. When this signal is set high the function available at the OUT_{12-0} bus is $I^*SIN \pm Q^*COS$, and when it is set low the function available is Q^*COS . When ADDEN is set low the output is the 12-bit Q^*COS signal, in which case the MSB (OUT_{12}) will be invalid. If this signal is changed during operation of the device the result will appear at the output after a 1 clock cycle delay. Note that when ADDEN is set high the pipeline delays from the SIN_{11-0} , COS_{11-0} , I_{11-0} , and Q_{11-0} , inputs is increased from 16 to 18 clock cycles.

OUTPUT SIGNALS

OUT₁₂₋₀

The signal appearing on the OUT₁₂₋₀ output bus is the output of the Mux Block. When ADDEN is set low the output is the 12-bit Q*COS signal, in which case the MSB (OUT₁₂) will be invalid. The output data format is Two's Complement at all times.

ELECTRICAL CHARACTERISTICS ABSOLUTE MAXIMUM RATINGS

Warning: Stresses greater than those shown below may cause permanent damage to the device. Exposure of the device to these conditions for extended periods may also affect device reliability. All voltages are referenced to $V_{\rm ss}$.

| Symbol | Parameter | Range | Units |
|----------------------|-----------------------------------|-----------------|----------------------|
| T_{stg} | Storage Temperature | ∫-40 to +125 | °C (Plastic package) |
| | | -65 to +150 | °C (Ceramic package) |
| V_{DDmax} | Supply voltage on V _{DD} | -0.3 to + 7 | volts |
| $V_{I(max)}$ | Input voltage | -0.3 to VDD + 0 | .B volts |
| $\mathbf{I_i}$ | DC input current | ± 10 | mA |


RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Range | Units | | |
|----------------|---------------------------------|-------------|-------------------------------|--|--|
| V_{DD} | Supply Voltage | ∫ +5±5% | Volts (Commercial Conditions) | | |
| | | \ +5 ± 10% | Volts (Military Conditions) | | |
| T _a | Operating Temperature (Ambient) | ∫ 0 to +70 | °C (Commercial Conditions) | | |
| | | _55 to +125 | °C (Military Conditions) | | |

D.C. CHARACTERISTICS (Operating Conditions: $V_{DD}=5.0~V~\pm5\%$, $V_{SS}=0~V$, $T_a=0^\circ$ to 70° C, Commercial $V_{DD}=5.0~V~\pm10\%$, $V_{SS}=0~V$, $T_a=-55^\circ$ to 125° C, Military

| Symbol | Parameter | Min. | Тур. | Max. | Units | Conditions |
|-------------------------------------|---|------|-------------|------|----------|-----------------------------------|
| $I_{DD(Q)}$ | Supply Current, Quiescent | | | 1.0 | mA | Static, no clock |
| I_{DD} | Supply Current, Operational | | | 2.0 | mA/MHz | $f_{CLK} = 60 \text{ MHz}$ |
| V _{IH(min)} | High Level Input Voltage | | | | | |
| | Commercial Operating Conditions | 2.0 | | | volts | Logic '1' |
| | Military Operating Conditions | 2.25 | | | volts | Logic '1' |
| V _{IL(max)} | Low Level Input Voltage | | | 0.8 | volts | Logic '0' |
| I _{IL(max)} | Low Level Input Current | -130 | -45 | -15 | μА | All inputs, $V_{IN} = V_{SS}$ |
| V _{OH(min)} | High Level Output Voltage | 2.4 | 4.5 | | volts | $I_O = -4.0 \text{ mA}$ |
| V _{OL(max)} | Low Level Output Voltage | | 0.2 | 0.4 | volts | $I_0 = +4.0 \text{ mA}$ |
| Ios | Output Short Circuit Current | 20 | 65 | 130 | mA | $V_{OUT} = V_{DD}, V_{DD} = max$ |
| | | -10 | -4 5 | -130 | mA | $V_{OUT} = V_{SS}, V_{DD} = \max$ |
| C _{IN} C _{OUT} | Input Capacitance Output Capacitance | | 2 4 | | pF pF | All inputs All outputs |

TIMING DIAGRAM




ELECTRICAL CHARACTERISTICS

A.C. CHARACTERISTICS (Operating Conditions: $V_{DD}=5.0~V~\pm5\%$, $V_{SS}=0~V$, $T_a=0^\circ$ to 70° C, Commercial $V_{DD}=5.0~V~\pm10\%$, $V_{SS}=0~V$, $T_a=-55^\circ$ to 125° C, Military

| | | Commercial | | | Military | | | | |
|-----------------|---|------------|------|------|----------|------|------|-------|-----------------------|
| Symbol | Parameter | Min. | Тур. | Max. | Min. | Тур. | Max. | Units | Conditions |
| t _{RS} | RESET pulse width | 20 | ł | | 25 | | | nsec. | |
| t _{SR} | RESET to CLOCK Setup | 7 | | | 9 | | | nsec. | |
| t _{CH} | CLOCK High | 5 | | | 6 | | | nsec. | |
| t _{CL} | CLOCK Low | 5 | | | 6 | | | nsec. | |
| t _{SU} | ADDEN, OBEN, ROUND, | 5 | | | 5 | ļ | | nsec. | |
| | SUB, SIN ₁₁₋₀ or COS ₁₁₋₀ | | | | | | | | |
| | to CLOCK Setup | | | | | | | | |
| t _{HD} | ADDEN, OBEN, ROUND, | 6 | | | 7 | | | nsec. | |
| | SUB, SIN or COS | | | | | | | } | |
| | to CLOCK Hold | | | | | | | | |
| t _{CD} | CLOCK to OUT ₁₁₋₀ Delay | 3 | | 12 | 2 | | 20 | nsec. | $C_L = 15 \text{ pF}$ |

TYPICAL APPLICATION - SINGLE SIDEBAND MODULATOR



By utilizing the trigonometric identities:

$$\sin(\omega_c) \cdot \sin(\omega_m) = \frac{1}{2}\cos(\omega_c - \omega_m) - \frac{1}{2}\cos(\omega_c + \omega_m)$$

and
$$\cos(\omega_c) \cdot \cos(\omega_m) = \frac{1}{2}\cos(\omega_c - \omega_m) + \frac{1}{2}\cos(\omega_c + \omega_m)$$

it is possible to generate either an upper sideband ($\omega_c + \omega_m$) or lower sideband ($\omega_c - \omega_m$) signal directly without any need for a sharp cutoff filter to eliminate the unwanted sideband. The sum of the products gives the lower sideband signal and the difference of the products gives the upper sideband. Thus it is even possible to switch the sideband generated simply by toggling the SUB control signal on the STEL-1130, a feat not possible in conventional SSB modulators without using dual sideband filters.

FOR FURTHER INFORMATION CALL OR WRITE STANFORD TELECOMMUNICATIONS

Telecom Component Products

Tel: (408) 541-9031 Fax: (408) 541-9030

480 Java Drive • Sunnyvale, CA 94089-1125

© 1991 - 1993 Stanford Telecommunications, Inc. 10/93