



CYPRESS

PRELIMINARY

CYM1851

1,024K x 32 Static RAM Module

Features

- High-density 32-megabit SRAM module
- 32-bit Standard Footprint supports densities from 16K x 32 through 1M x 32
- High-speed CMOS SRAMs
— Access time of 25 ns
- Low active power
— 6.6W (max.) at 25 ns
- 72 pins
- Available in ZIP, SIMM, or angled SIMM format

Functional Description


The CYM1851 is a high-performance 32-megabit static RAM module organized as 1,024K words by 32 bits. This module is constructed from eight 1,024K x 4 SRAMs in SOJ packages mounted on an epoxy laminate substrate. Four chip selects are used to independently enable the four bytes. Reading or writing can be executed on individual bytes or any combination of multiple bytes through proper use of selects.

The CYM1851 is designed for use with standard 72-pin SIMM sockets. The pin-

out is downward compatible with the 64-pin JEDEC ZIP/SIMM module family (CYM1821, CYM1831, CYM1836, and CYM1841). Thus, a single motherboard design can be used to accommodate memory depth ranging from 16K words (CYM1821) to 1,024K words (CYM1851).


Presence detect pins (PD₀ – PD₃) are used to identify module memory density in applications where modules with alternate word depths can be interchanged.

Logic Block Diagram



Pin Configuration

ZIP/SIMM Top View



Selection Guide

	1851-25	1851-30	1851-35
Maximum Access Time (ns)	25	30	35
Maximum Operating Current (mA)	1200	1200	960
Maximum Standby Current (mA)	480	480	480

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	-55°C to +125°C
Ambient Temperature with Power Applied	-10°C to +85°C
Supply Voltage to Ground Potential	-0.5V to +7.0V
DC Voltage Applied to Outputs in High Z State	-0.5V to +V _{CC}

DC Input Voltage -0.5V to +7.0V

Operating Range

Range	Ambient Temperature	V _{CC}
Commercial	0°C to +70°C	5V ± 10%

Electrical Characteristics Over the Operating Range



Parameter	Description	Test Conditions	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{CC} = Min., I _{OH} = -4.0 mA	2.4		V
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 8.0 mA		0.4	V
V _{IH}	Input HIGH Voltage		2.2	V _{CC} + 0.3	V
V _{IL}	Input LOW Voltage		-0.5	0.8	V
I _{Ix}	Input Load Current	GND ≤ V _I ≤ V _{CC}	-10	+10	μA
I _{OZ}	Output Leakage Current	GND ≤ V _O ≤ V _{CC} , Output Disabled	-10	+10	μA
I _{CC}	V _{CC} Operating Supply Current	V _{CC} = Max., I _{OUT} = 0 mA, $\overline{CS}_N \leq V_{IL}$		1200	mA
I _{SB1}	Automatic $\overline{CS}$ Power-Down Current ^[1]	Max. V _{CC} , $\overline{CS} \geq V_{IH}$, Min. Duty Cycle = 100%		480	mA
I _{SB2}	Automatic $\overline{CS}$ Power-Down Current ^[1]	Max. V _{CC} , $\overline{CS} \geq V_{CC} - 0.2V$, V _{IN} ≥ V _{CC} - 0.2V, or V _{IN} ≤ 0.2V		80	mA

Capacitance^[2]


Parameter	Description	Test Conditions	Max.	Unit
C _{INA}	Input Capacitance ($\overline{WE}$, $\overline{OE}$, A ₀₋₁₉)	T _A = 25°C, f = 1 MHz, V _{CC} = 5.0V	80	pF
C _{INB}	Input Capacitance ($\overline{CS}$)		20	pF
C _{OUT}	Output Capacitance		20	pF

Notes:

1. A pull-up resistor to V_{CC} on the $\overline{CS}$ input is required to keep the device deselected during V_{CC} power-up, otherwise I_{SB} will exceed values given.
2. Tested on a sample basis.

AC Test Loads and Waveforms


Equivalent to: THEVENIN EQUIVALENT




Switching Characteristics Over the Operating Range^[3]



Switching Characteristics Over the Operating Ranges								
Parameter	Description	1851-25		1851-30		1851-35		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE								
t _{RC}	Read Cycle Time	25		30		35		ns
t _{AA}	Address to Data Valid		25		30		35	ns
t _{OHA}	Data Hold from Address Change	5		5		5		ns
t _{ACS}	CS LOW to Data Valid		25		30		35	ns
t _{DOE}	OE LOW to Data Valid		15		20		25	ns
t _{LZOE}	OE LOW to Low Z	0		0		0		ns
t _{HZOE}	OE HIGH to High Z		12		12		12	ns
t _{LZCS}	CS LOW to Low Z ^[4]	10		10		10		ns
t _{HZCS}	CS HIGH to High Z ^[4, 5]		12		12		12	ns
t _{PD}	CS HIGH to Power-Down		25		30		35	ns
WRITE CYCLE ^[6]								
t _{WC}	Write Cycle Time	25		30		35		ns
t _{SCS}	CS LOW to Write End	20		25		30		ns
t _{AW}	Address Set-Up to Write End	20		25		30		ns
t _{HA}	Address Hold from Write End	3		3		3		ns
t _{SA}	Address Set-Up to Write Start	2		2		2		ns
t _{PWE}	WE Pulse Width	20		25		30		ns
t _{SD}	Data Set-Up to Write End	15		15		20		ns
t _{HD}	Data Hold from Write End	2		2		2		ns
t _{LZWE}	WE HIGH to Low Z	0		0		0		ns
t _{HZWE}	WE LOW to High Z ^[5]	0	12	0	12	0	12	ns

Notes:

- Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I_{OL}/I_{OH} and 30-pF load capacitance.
- At any given temperature and voltage condition, t_{HZCS} is less than t_{LZCS} for any given device. These parameters are guaranteed and not 100% tested.
- t_{HZCS} and t_{HZWE} are specified with $C_L = 5$ pF as in part (b) of AC Test Loads and Waveforms. Transition is measured ± 500 mV from steady-state voltage.
- The internal write time of the memory is defined by the overlap of $\overline{CS}$ LOW and $\overline{WE}$ LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.

Switching Waveforms
Read Cycle No. 1^[7, 8]



1851-5

Switching Waveforms (continued)
Read Cycle No. 2^[7, 9]

Write Cycle No. 1 (WE Controlled)^[6]

Notes:

7. WE is HIGH for read cycle.

8. Device is continuously selected, $\overline{CS} = V_{IL}$, and $\overline{OE} = V_{IL}$.

9. Address valid prior to or coincident with $\overline{CS}$ transition LOW.

Switching Waveforms (continued)
Write Cycle No. 2 (CS Controlled)^[6, 10]


1851-8

Note:

10. If CS goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.

Truth Table

CS	WE	OE	Inputs/Output	Mode
H	X	X	High Z	Deselect/Power-Down
L	H	L	Data Out	Read
L	L	X	Data In	Write
L	H	H	High Z	Deselect

Ordering Information

Speed (ns)	Ordering Code	Package Type	Package Type	Operating Range
25	CYM1851PM-25C	PM04	72-Pin Plastic SIMM Module	Commercial
	CYM1851PN-25C	PN04	72-Pin Plastic Angled SIMM Module	
	CYM1851PZ-25C	PZ09	72-Pin Plastic ZIP Module	
30	CYM1851PM-30C	PM04	72-Pin Plastic SIMM Module	Commercial
	CYM1851PN-30C	PN04	72-Pin Plastic Angled SIMM Module	
	CYM1851PZ-30C	PZ09	72-Pin Plastic ZIP Module	
35	CYM1851PM-35C	PM04	72-Pin Plastic SIMM Module	Commercial
	CYM1851PN-35C	PN04	72-Pin Plastic Angled SIMM Module	
	CYM1851PZ-35C	PZ09	72-Pin Plastic ZIP Module	

Document #: 38-M-00052-A