T-46-13-29



Am27C2048

2 Megabit (131,072 x 16-Bit) CMOS EPROM

Advanced Micro Devices

DISTINCTIVE CHARACTERISTICS

- Fast access time - 100 ns
- Low power consumption - 25 µA typical CMOS standby current
- JEDEC-approved pinout
 - plug in upgrade of 1 Megabit EPROM
 - -- 40-pin DIP/PDIP
- 44-pin LCC/PLCCSingle +5 V power supply
- ±10% power supply tolerance standard on most speeds

- 100% Flashrite[™] programming
 - typical programming time of 15 seconds
- Latch-up protected to 100 mA from −1 V to Vcc + 1 V
- High noise immunity
- Versatile features for simple interfacing
 - both CMOS and TTL input/output compatibility
 - two line control functions

GENERAL DESCRIPTION

The Am27C2048 is a 2 megabit, ultraviolet erasable programmable read-only memory. It is organized as 128K words by 16 bits per word, operates from a single +5 V supply, has a static standby mode, and features fast single address location programming. The Am27C2048 is ideal for use in 16-bit microprocessor systems. Products are available in windowed ceramic DIP and LCC packages as well as plastic one time programmable (OTP) PDIP and PLCC packages.


Typically, any byte can be accessed in less than 100 ns, allowing operation with high-performance microprocessors without any WAIT states. The Am27C2048 offers

separate Output Enable (OE) and Chip Enable (OE) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 125 mW in active mode, and 125 μ W in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The Am27C2048 supports AMD's Flashrite programming algorithm (100 μ s pulses) resulting in typical programming times of 15 seconds.

BLOCK DIAGRAM



PRODUCT SELECTOR GUIDE

Family Part No.			Am27C204	8	
Ordering Part No:					<u> </u>
±5% Vcc Tolerance	-105	-125			-255
±10% Vcc Tolerance		-120	-150	-200	-250
Max. Access Time (ns)	100	120	150	200	250
CE (E) Access (ns)	100	120	150	200	250
OE (G) Access (ns)	50	50	65	· 75	100

Publication# 11407

Rev. C

Amendment/0


2-182


Issue Date: March 1991

CONNECTION DIAGRAMS (Top View)

T-46-13-29

DIPs






Notes:

- 1. JEDEC nomenclature is in parenthesis.
- 2. Don't use (DU) for PLCC.

LOGIC SYMBOL



PIN DESCRIPTION

 $A_0 - A_{16}$ = Address Inputs CE (E)

= Chip Enable Input $DQ_0 - DQ_{15} =$ Data Inputs/Outputs

ŌĒ(G) = Output Enable Input

PGM (P) Program Enable Input

Vcc Vcc Supply Voltage

VPP **Program Supply Voltage**

GND Ground

NC No Internal Connect

DU No External Connect


^{*}Also available in a 44-Pin Plastic Leaded Chip Carrier.

ORDERING INFORMATION EPROM Products

T-46-13-29

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

a. Device Number
b. Speed Option
c. Package Type
d. Temperature Range
e. Optional Processing



Valid Combinations						
AM27C2048-105	DC, DCB, DI,					
AM27C2048-120	DIB, LC, LCB,					
AM27C2048-125	LI, LIB					
AM27C2048-150	DC, DCB, DE,					
AM27C2048-200	DEB, DI, DIB, LC, LCB, LI,					
AM27C2048-255	LIB, LE, LEB					

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations.


ORDERING INFORMATION **OTP Products**

T-46-13-29

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

a. Device Number

- Speed Option
 Package Type
 Temperature Range
 Optional Processing b.



Valid Combinations					
AM27C2048-125					
AM27C2048-150					
AM27C2048-155	PC, JC, PI, JI				
AM27C2048-200					
AM27C2048-255					

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations.

MILITARY ORDERING INFORMATION APL Products

T-46-13-29

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of:

a. Device Number


b. Speed Option

c. Device Class

Device Class

48E D

Package Type Lead Finish



Valid Combinations					
AM27C2048-150					
AM27C2048-200	/BQA, /BUA				
AM27C2048-250					

For other Surface Mount Package options, contact NVD Military Marketing.

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device, Consult the local AMD sales office to confirm availability of specific valid combinations, or to check on newly released combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

FUNCTIONAL DESCRIPTION

Erasing the Am27C2048

In order to clear all locations of their programmed contents, it is necessary to expose the Am27C2048 to an ultraviolet light source. A dosage of 15 W seconds/cm2 is required to completely erase an Am27C2048. This dosage can be obtained by exposure to an ultraviolet lamp -wavelength of 2537 Angstroms (Å) — with intensity of 12,000 µW/cm² for 15 to 20 minutes. The Am27C2048 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27C2048, and similar devices, will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the Am27C2048 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

Programming the Am27C2048

Upon delivery, or after each erasure, the Am27C2048 has all 2,097,152 bits in the "ONE", or HIGH state. "ZE-ROs" are loaded into the Am27C2048 through the procedure of programming.

The programming mode is entered when 12.75 ± 0.25 V is applied to the VPP pin, and CE and PGM are at Vil.

For programming, the data to be programmed is applied 16 bits in parallel to the data pins.

The flowchart (Figure 2) shows AMD's Flashrite algorithm. The Flashrite algorithm reduces programming time by using 100 us programming pulse and by giving each address only as many pulses as are necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, additional pulses are given until it verifies or the maximum is reached. This process is repeated while sequencing through each address of the Am27C2048. This part of the algorithm is done at Vcc = 6.25 V to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the final address is completed, the entire EPROM memory is verified at Vcc = Vpp = 5.25 V.

Program Inhibit

Programming of multiple Am27C2048s in parallel with different data is also easily accomplished. Except for CE, all like inputs of the parallel Am27C2048 may be common. A TTL low-level program pulse applied to an Am27C2048 $\overline{\text{CE}}$ input with VPP = 12.75 \pm 0.25 V and PGM LOW will program that Am27C2048. A high-level CE input inhibits the other Am27C2048 devices from being programmed.

T-46-13-29

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with OE and CE, at VIL, PGM at VIH, and VPP between 12.5 V and 13.0 V.

Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25°C ± 5°C ambient temperature range that is required when programming the Am27C2048.

To activate this mode, the programming equipment must force 12.0 ± 0.5 V on address line A₉ of the Am27C2048. Two identifier bytes may then be sequenced from the device outputs by toggling address line Ao from VIL to VIH. All other address lines must be held at VIL during auto select mode.

Byte 0 ($A_0 = V_{IL}$) represents the manufacturer code, and Byte 1 ($A_0 = V_{IH}$), the device identifier code. For the Am27C2048, these two identifier bytes are given in the Mode Select table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit.

Read Mode

The Am27C2048 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (CE) is the power control and should be used for device selection. Output Enable (OE) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tacc) is equal to the delay from CE to output (tce). Data is available at the outputs to after the falling edge of OE, assuming that CE has been LOW and addresses have been stable for at least tace - toe.

Standby Mode

The Am27C2048 has a CMOS standby mode which reduces the maximum Vcc current to 100 µA. It is placed in CMOS-standby when \overline{CE} is at $V_{CC} \pm 0.3$ V. The Am27C2048 also has a TTL-standby mode which reduce the maximum Vcc current to 1.0 mA. It is placed in TTL-standby when CE is at VIH. When in standby mode, the outputs are in a high-impedance state, independent of the OE input.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- 1. Low memory power dissipation, and
- 2. Assurance that output bus contention will not occur.

It is recommended that CE be decoded and used as the primary device-selecting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the outut pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 µF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7 μF bulk electrolytic capacitor should be used between Vcc and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

T-46-13-29

MODE SELECT TABLE

Mode	Pins	CE	ŌĒ	PGM	Ao	Аэ	Vpp	Outputs
Read		Vil	VIL	Х	Х	Х	Х	Dout
Output Disable		VIL	ViH	Х	Х	X	Х	High Z
Standby (TTi	_)	ViH	Х	Х	Х	X	Х	High Z
Standby (CMOS)		Vcc ± 0.3 V	Х	Х	Х	Х	X	High Z
Program		VIL	Х	ViL	Х	Х	Vpp	Din
Program Ver	ify	V _{IL}	VIL	ViH	Х	Х	Vpp	Dout
Program Inhibit		ViH	Х	Х	Х	· X	Vpp	High Z
Auto Select (Note 3)	Manufacturer Code	VIL	VIL	Х	VIL	VH	Х	01H
	Device Code	VIL	VIL	Х	ViH	VH	X	98H

- 1. X can be either VIL or VIH
- 2. $VH = 12.0 V \pm 0.5 V$
- 3. $A_1 A_8 = A_{10} A_{16} = VIL$
- 4. See DC Programming Characteristics for Vpp voltage during programming.

+4.50 to +5.50 V

ABSOLUTE MAXIMUM RATINGS

Storage Temperature: OTP Products All Other Products

-65 to +125°C -65 to +150°C

Ambient Temperature with Power Applied

-55 to +125°C

Voltage with Respect to Ground: All pins except A₉, V_{PP}, and

Vcc (Note 1) -0.6 to Vcc +0.6 V As and Vpp (Note 2) -0.6 to 13.5 V

Vcc -0.6 to 7.0 V

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure, Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Notes:

- During transitions, the input may overshoot GND to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O may overshoot to Vcc + 2.0 V for periods up to 20 ns.
- During transitions, As and VPP may overshoot GND to -2.0 V for periods of up to 20 ns. As and VPP must not exceed 13.5 V for any period of time.

OPERATING RANGES	="	T-46-13-29
Commercial (C) Devices		1 10 10 25

Case Temperature (Tc) 0 to +70°C

Industrial (I) Devices
Case Temperature (Tc) -40 to +85°C

Extended Commercial (E) Devices

Extended Commercial (E) Devices

Case Temperature (Tc) -55 to +125°C

Military (M) Devices
Case Temperature (Tc) -55 to +125°C

Supply Read Voltages: Vcc for Am27C2048-XX5 +4.75 to +5.25 V

Vcc for Am27C2048-XX0

Operating ranges define those limits between which the functionality of the device is guaranteed. DC CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 4, 5 & 8) (for APL Products, Group A, Subgroups 1, 2, 3, 7, and 8 are tested unless otherwise noted)

		PRELIMINARY			-46-13-	- 1	
Parameter Symbol	Parameter Description	Test Conditions		Min.	Max.	Ünit	
ITL and N	MOS				٠.		
Vон	Output HIGH Voltage	IoH = -400 μA		2.4		, V	
Vol	Output LOW Voltage	lot = 2.1 mA			0.45	٧	
ViH	Input HIGH Voltage			2.0	Vcc + 0.5	٧	
VIL	Input LOW Voltage			-0.5	+0.8	۷.	
lu	Input Load Current	ad Current Vin = 0 V to Vcc C/I			1.0	μА	
			E/M Devices		1.0		
ILO	Output Leakage Current	Vout = 0 V to Vcc	C/I Devices		5.0	μΑ	
			E/M Devices		5.0	•	
lcc1	Vcc Active Current (Notes 5 & 9)	CE = V _{IL} , f = 5 MHz,	C/I Devices		50	m/	
		lour = 0 mA (Open Outputs)			. 60		
lcc2	Vcc Standby Current	CE = VIH,	C/I Devices		1.0		
			E/M Devices		1.0	· m/	
IPP1	V _{PP} Supply Current (Read) (Note 6)	CE = OE = VIL, VPF		100	μΑ		
MOS							
Vон	Output HIGH Voltage	loн = -400 μA		Vcc - 0.8		٧	
Vol	Output LOW Voltage	lot = 2.1 mA			0.45	٧	
ViH	Input HIGH Voltage			0.7 Vcc	Vcc + 0.5	٧	
VIL	Input LOW Voltage	·		-0.5	+0.8	٧	
lLi	Input Load Current	Vin = 0 V to Vcc	C/I Devices		1.0	μA	
			E/M Devices		1.0	μ.	
ILO	Output Leakage Current	Vour = 0 V to Vcc	C/I Devices		5.0´	μA	
			E/M Devices	·	5.0	μ	
Icc1	Vcc Active Current	CE = V _{IL} , f = 5 MHz,	C/I Devices		50	m/	
	(Notes 5 & 9)	louτ = 0 mA (Open Outputs)	E/M Devices		60		
lcc2	Vcc Standby Current	$\overline{CE} = Vcc \pm 0.3 V$	C/I Devices		100	μA	
			E/M Devices		150		
IPP1	V _{PP} Supply Current (Read) (Note 6)	CE = OE = VIL, VPP = VCC			100	μΔ	




Figure 1. Typical Supply Current vs. Frequency Vcc = 5.0 V, T = 25°C

CAPACITANCE (Notes 2, 3, & 7)

Parameter			CD	V044	CLV	/044	
Symbol	Parameter Description	Test Conditions	Тур.	Max.	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0 V	10	12	8	10	pF
Соит	Output Capacitance	Vour = 0 V	12	15	9	12	pF

- 1. Vcc must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp.
- 2. Typical values are for nominal supply voltages.
- 3. This parameter is only sampled and not 100% tested.
- 4. Caution: The Am27C2048 must not be removed from, or inserted into, a socket or board when Vcc or VPP is applied.
- 5. Icc1 is tested with \overline{OE} = V_{IH} to simulate open outputs.
- 6. Maximum active power usage is the sum of Icc and IPP.
- 7. TA = 25°C, f = 1 MHz.
- 8. Minimum DC input voltage is -0.5 V. During transitions, the inputs may overshoot to -2.0 V for periods less than 20 ns. Maximum DC voltage on output pins is Vcc + 0.5 V which may overshoot to Vcc + 2.0 V for periods less than 20 ns.
- 9. For typical supply current values at various frequencies, refer to Figure 1.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 3, & 4) T-46-13-29

			PRI	ELIMINAR	Y				1-40-	10 LJ
Parameter			Am27C2048							
	mbols Standard	Parameter Description	Test Conditions	•	-105	-120, -125.	-150	-200	-250, -255	Unit
tavqv	tacc	Address to								
		Output Delay	CE = OE = VIL	Max.	100	120	150	200	250	ns
telov	tce	Chip Enable	OE = VIL	Min.						ns
		to Output Delay		Max.	100	120	150	200	250	115
fglav	toe	Output Enable to	CE = VIL	Min.						
		Output Delay	OE = VIL	Max.	50	50	65	75	100	ns
tehaz, tahaz	t _{DF} (Note 2)	Chip Enable HIGH or Output Enable		Min.	0	0	0	0	0	ns
		HIGH, whichever comes first, to Output Float		Max.	40	40	50	60	60	110
taxox	tон	Output Hold from Addresses, CE, or		Min.	0	0	0	0	0	ns
		OE, whichever occurred first		Max.						

Notes:

- 1. Vcc must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp.
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27C2048 must not be removed from, or inserted into, a socket or board when Vpp or Vcc is applied.
- Output Load: 1 TTL gate and CL = 100 pF, Input Rise and Fall Times: 20 ns,


Input Pulse Levels: 0.45 to 2.4 V,

Timing Measurement Reference Level-Inputs: 0.8 V and 2 V,

Outputs: 0.8 V and 2 V.


SWITCHING TEST WAVEFORM

T-46-13-29



AC Testing: Inputs are driven at 2.4 V for a Logic "1" and 0.45 V for a Logic "0". Input pulse rise and fall times are ≤ 20 ns.

SWITCHING TEST CIRCUIT



CL = 100 pF including jig capacitance


KEY TO SWITCHING WAVEFORMS

T-46-13-29

WAVEFORM	INPUTS	оитритѕ
	Must Be Steady	Will Be Steady
	May Change from H to L	Will Be Changing from H to L
	May Change from L to H	Will Be Changing from L to H
	Don't Care, Any Change Permitted	Changing, State Unknown
\longrightarrow	Does Not Apply	Center Line is High Impedance "Off" State

KS000010

SWITCHING WAVEFORM



- 10205-005A
- 1. $\overrightarrow{OE}(\overrightarrow{G})$ may be delayed up to tacc-toe after the falling edge of \overrightarrow{CE} without impact on tacc.
- 2. top is specified from $\overline{\text{OE}}$ or $\overline{\text{CE}}$, whichever occurs first.




Figure 2. Flashrite Programming Flow Chart

DC PROGRAMMING CHARACTERISTICS ($T_A = +25$ °C ± 5 °C) (Notes 1, 2, & 3)

	PREL	.IMINARY		T-46-13-29		
Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit	
I LI	Input Current (All Inputs)	VIN = VIL OF VIH		1.0	μΑ	
V _{IL}	Input LOW Level (All Inputs)		-0.5	0.8	٧	
VIH	Input HIGH Level		2.0	Vcc + 0.5	٧	
Vol	Output LOW Voltage During Verify	loL = 2.1 mA		0.45	٧	
Vон	Output HIGH Voltage During Verify	Iон = −400 μA	2.4		٧	
VH	As Auto Select Voltage		11.5	12.5	٧	
lcc	Vcc Supply Current (Program & Verify)			50	mA	
lpp	V _{PP} Supply Current (Program)	CE = VIL, OE = VIH		50	mA	
Vcc	Flashrite Supply Voltage		6.00	6.50	٧	
Vpp	Flashrite Programming Voltage		12.5	13.0	٧.	


SWITCHING PROGRAMMING CHARACTERISTICS (T_A = +25°C ±5°C) (Notes 1, 2, & 3)

	PRELIMINARY								
Parameter Symbols									
JEDEC	Standard	Parameter Description	Min.	Max.	Unit				
TAVEL	tas	Address Setup Time	2		μs				
tozgl	toes	OE Setup Time	2		μs				
tovel	tos	Data Setup Time	2		μs				
t GHAX	tah '	Address Hold Time	0		μs				
tehdx	tон	Data Hold Time	2		μs				
tанаz	to-p	Output Enable to Output Float Delay	0	130	ns				
tvps	tvps	Vpp Setup Time	2		μs				
teleh	tpw	PGM Program Pulse Width	95	105	μs				
tvcs	tvcs	Vcc Setup Time	2		μs				
TELPL	tces	CE Setup Time	2		μs				
tglav	to∈	Data Valid from OE		150	ns				

- 1. Vcc must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp.
- 2. When programming the Am27C2048, a 0.1 μ F capacitor is required across Vpp and ground to suppress spurious voltage transients which may damage the device.
- 3. Programming characteristics are sampled but not 100% tested at worst-case conditions.

T-46-13-29





Notes:

10205-006B

- 1. The input timing reference level is 0.8 for V_{IL} and 2 V for V_{IH} .
- 2. toE and toFP are characteristics of the device, but must be accommodated by the programmer.