Radiation-Hardened High-Reliability ICs

CMM5104/3 CMM5104/3Z

T.46-23-05.

Δſ -- A6 A2 3 16 - A7 - A8 A3 - A 9 A5 - A10

TOP VIEW 92CS-37683RI TERMINAL ASSIGNMENT 18-Lead Dual-In-Line Ceramic Package

High-Reliability, Radiation-Hardened CMOS/SOS 4096-Word by 1-Bit LSI Static RAM

Radiation Features:

- Manufactured on 100K rads (Si) production line
- Cosmic ray upset immunity typically 2 x 10⁻⁹ errors/bit day
- Latch-up free under transient radiation Industry-standard 18-pin configuration Transient upset > 10¹⁰ rads/sec, Fast access time: t_{NOV} = 200 ns
- 20-ns pulse

Features:

- Fully static operation
- Single power supply: 4.5 V to 6.5 V
- All inputs and outputs TTL compatible
- 3-state outputs
- Fast access time: tavov = 200 ns
- Low standby and operating power

Package Specifications

11

10

See Section 11, Fig. 3, b1

D GUT

WE

Vss

The RCA-CMM5104/3 and CMM5104/3Z are high-reliability 4096-word by 1-bit static random-access memories using CMOS/SOS technology. These devices are designed for use in memory systems where low power and simplicity in use are desirable.

- A11


- DIN

- CE

CMOS/SOS technology permits operation in high-radiation environments. It is insensitive to neutrons, cannot latch up at any dose rate and is resistant to single-event upset caused by cosmic rays or heavy ions.

TTL compatibility on all input and output terminals permits easy system integration. The data-out signal has the same polarity as the input data. A separate data input and a separate tri-state output are used.

The CMM5104/3 and CMM5104/3Z are supplied in a 18lead dual-in-line side-brazed ceramic package (D suffix). The parts are also available in a 24-lead flat-pack ceramic package (K suffix), and in a 24-terminal leadless ceramic chip package (J suffix).



TERMINAL ASSIGNMENT 24-Terminal Leadless Chip-Carrier Package

> Package Specifications See Section 11, Fig. 34, c1

9-24 _ 1899

C-04

_Radiation-Hardened High-Reliability ICs

T-46-23-05

CMM5104/3 CMM5104/3Z

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (Voo):	
(All voltage values referenced to V _{SS} terminal)	0.5 to +7 V
INPUT VOLTAGE RANGE, ALL INPUTS	0.5 to Vap +0.5 V
DC INPUT CURRENT, ANY ONE INPUT	
POWER DISSIPATION PER PACKAGE (P₀):	
For T _A = -55 to +100° C	500 mW
For T _A = +100 to +125° C	Derate Linearly at 12 mW/°C to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
For T _A = FULL PACKAGE-TEMPERATURE RANGE	100 mW
OPERATING-TEMPERATURE RANGE (Ta)	55 to +125° C
STORAGE TEMPERATURE RANGE (Taig)	65 to +150° C
LEAD TEMPERATURE (DURING SOLDERING FOR D AND K PACKAGE TYPES):	
At distance 1/16 \pm 1/32 in. (1.59 \pm 0.79 mm) from case for 10 s max	+265° C

OPERATING CONDITIONS at T_A = -55°C to +125°C. For maximum reliability, operating conditions should be selected so that operation is always within the following ranges;

CHARACTERISTIC	LIM	UNITS	
	MIN.	MAX.	UNIIS
DC Operating Voltage Range	4.5	6.5	٧

STATIC ELECTRICAL CHARACTERISTICS, V_{DD} = 5 V \pm 5%, V_{IN} = 0 V or V_{DD} , Except as Noted

					LIM	ITS			
CHARACTERISTIC		TEST			-55° C/	+125° C	POST RADIATION [‡] +25° C		UNITS
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Quiescent Device Current	loo	_		0.1		1•		10	T
Operating Device Current	lope*	_		4.5		4.5	_	4.5	1
Operating Device Current (Deselected)	lopro	_	_	0.1	_	1	-	1	mA
Output Low Drive (Sink) Current	I _{DN}	V _{ouт} =0.4 V	4.	_	2.5*	_	2.5		
Output High Drive (Source) Current	lop	V _{OUT} = V _{DD} -0.4 V	3•	_	2•	_	2*		1
Output Voltage Low Level	Vol	-	_	0.1		0.1		0.1	†
Output Voltage High Level	V _{он}	_	V _{DD} -0.1	_	V _{DD} -0.1	_	Vpp-0.1		1
Input Low Voltage [∆]	VIL			0.8	_	0.8*	_	0.8	·
Input High Voltage∆	ViH	_	V _{DD} /2 [●]		V _{DD} /2*	· <u> </u>	Vpp/2*		1
Input Leakage Current	liN	_	_	±2°	_	±10°	_	±10°	T .
3-State Output Leakage Current	loz			±5°		±30°	_	±30°	μΑ
Input Capacitance§	Cin	_		5	_	5		5	
Output Capacitance§	Соит	_		7		7		7	pF



- ‡Radiation measuremments are made on 2 samples/wafer. The limits shown are for within 1 hour of radiating to 100K rads (Si).
- *Limit with black dot (*) designates actual measurement, all other limits are inherent design characteristics.
- * Operating current measured using 1-MHz cycle and C_L = 50 pF.
- △Measured using 1-MHz cycle.
- \$Capacitance measurements are made with no bias applied.

Radiation-Hardened High-Reliability ICs

T-46-23-05


CMM5104/3 CMM5104/3Z

DYNAMIC ELECTRICAL CHARACTERISTICS, V_{DD} = 5 V \pm 5%, C_L = 50 pF

	LIMITS							
CHARACTERISTIC		+25° C		-55° C/+125° C		POST RADIATION‡ +25°C		UNITS
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	1
Read-Cycle Times (Fig. 2)								
Read Cycle	tavav	200		250	I —	250		
Access From Address	tavav	T	200°	<u> </u>	250°	_	250°	1
Access From CE	telav		220°	l –	280°		280°	ns
Output Hold From Address	tavoz		80		100		100	7.
Output Hold From CE	teHoz	_	80	T	100	_	100	1

[‡]Radiation measurements are made on 2 samples/wafer. The limits shown are for within 1 hour of radiating to 100K rads (Si).

^{*}Limit with black dot (*) designates actual measurement, all other limits are inherent design characteristics.



TIMING MEASUREMENT IS REFERENCED TO $V_{\mbox{\scriptsize DD}}/2$

92CS-37682R2


Fig. 2 - Read-cycle timing waveforms.

DYNAMIC ELECTRICAL CHARACTERISTICS, V_{0D} = 5 V \pm 5%, C_L = 50 pF

		LIMITS							
CHARACTERISTIC		+25°C -			-55° C/+125° C		POST RADIATION‡ +25°C		
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	1	
Write-Cycle Times (Fig. 3)									
Write Cycle	tavav	200●	—	250°	_	250°	Τ —	Ĭ	
Write Pulse Width	tw.wn*	125°	Ι –	145°	_	145°		1	
Address Set-up to Beginning of Write	tavwl	0•	T -	0•	_	0•	Τ-	1	
Address Set-up to End of Write	tavwh	160°		205°		205°	T —	1	
Address Hold Time	twhav	40°		45°		45°	Γ —	ns	
CE to Write Set-up Time	telwh	160°		205●		205°	T =	1	
CE Pulse Width	telen*	180°	T -	220°		220°	=	1	
Data to Write Set-up Time	tovwn	100°	T -	120°	T =	120°	_	1	
Data Hold From Write	twnpx	5°	_	10°	_	10°	_	1	

[‡]Radiation measurements are made on 2 samples/wafer. The limits shown are for within 1 hour of radiating to 100K rads (Si).

^{*}CE and WE must overlap for at least twww min. value, town min. value must occur during this overlap.



* CE AND WE MUST OVERLAP FOR AT LEAST I WLWH MIN. VALUE, IDVWH MIN. VALUE MUST OCCUR DURING THIS OVERLAP.

Fig. 3 - Write-cycle timing waveforms.

9-26 ____

Stratement Strategy of the Str

^{*}Limit with black dot (*) designates actual measurement, all other limits are inherent design characteristics.

CMM5104/3 CMM5104/3Z

DATA RETENTION CHARACTERISTICS

				LIN	IITS	- T	-46.	-23
CHARACTERISTIC	TEST CONDITIONS	+25°C		-55° C/+125° C		POST		UNITS
See Fig. 4	V _{DD} (V)	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	1
Minimum Data Retention Voltage Von	_		2.	_	2.5€	_	2.5	V
Data Retention Quiescent Current IppDR			40°	-	400°		400°	μА
Voo to Von Rise and Fall Time total	5	1		1	T-	1	T	μs

[‡]Radiation measurements are made on 2 samples/wafers. The limits shown are for within 1 hour of radiating to 100K rads (SI).

^{*}Limit with black dot (*) designates actual measurement, all other limits are inherent design characteristics.




Fig. 4 - Low VDD data retention timing waveforms.




Fig. 5 - Typical operating device-current (selected) as a tunction of cycle frequency.




Fig. 6 - Typical operating device-current (selected) as a function of supply voltage.




Fig. 7 - Read access from address time (tayov) as a function of load capacitance. (Time measurements made at 50% Vop point.).

2AH 2 2 8444500 47550E4 2 4 37E

Hadiation-Hardened High-Reliability ICs _

T-46-23-05

CMM5104/3 CMM5104/3Z

/3Z SCREENING FLOW

Radiation Verification Method 1019 - 100K rads (Si) Total Dose 2 samples/wafer, 0 rejects (/3Z Screening continues below)

/3 SCREENING FLOW (Without Radiation Verification)

Internal Visual (100%) Method 2010 - Condition B (Modified) - See Note 1

Pre-Seal Bake (100%)

No End-Point Measurements Required

Constant Acceleration (100%) Method 2001 - Condition E₁, Y₁ Direction, Centrifuge Seal:

Fine (100%) Method 1014 - Condition A or B

Gross (100%)

Method 1014 - Condition C
InItial Electrical Tests (100%)

Per Applicable Device Specification, 25°C
High-Temperature Stress (100%)

48 hrs, 125°C, See Table II

PDA 10% all tests. See Table I. Static Burn-In (100%) ... 160 hrs, 125°C, See Table II

Final Electrical Tests (100%) Per Applicable Device Specifications, 25°C

External Visual (100%) Method 2009

Quality Conformance

TABLE I - ELECTRICAL TESTS

25°C)

Final Electrical Tests...... Same as above (-55°C, 25°C, 125°C)

Quality Conformance:

Group A Same as above (-55°C, 25°C, 125°C)

 Group B
 Same as above (25° C)

 Group D
 Same as above (25° C)

TABLE II - BURN-IN AND LIFE-TEST CIRCUITS AND TIMING WAVEFORMS

TEST	TEMPERATURE	DURATION	V _{DD}
Stress	125° C	48 hrs.	7 V
Static	125° C	160 hrs.	7 V
Life Test	125° C	1000 hrs.	5.5 V Min.

Radiation-Hardened High-Reliability ICs

T-46-23-05 CMM5104/3 CMM5104/3Z


ALL INPUTS ARE CONNECTED THROUGH A 1 TO 6-K Ω resistor to the following:

	STRESSC			s	TATIC	C	LII	FE TES	Ţā
Test Package	D	J	к	D	J	K	D	J	К
Pin No.									
1	Vss	_	l —	Vss		ا ا	Αo	l _	_
2	Vss	Vss	Vss	Vss	Vss	Vss	Aı	Ao	Αo
2 3 4 5 6 7 8 9	Vss	Vss	Vss	Vss	Vss	Vss	A ₂	A ₁	A ₁
4	Vss	Vss	Vss	Vss	Vss	Vss	A ₃	A ₂	A ₂
5	Vss	Vss	Vss	Vss	Vss	Vss	A ₄	A ₃	A ₃
6	Vss		l —	Vss	_		A ₅		_
7	-	Vss	Vss		Vss	Vss		A ₄	A4
8	Vss	Vss	Vss	Vss	Vss	Vss	φι	A ₅	A ₅
9	Vss	l —	l —	Vss	_	_	Vss		_
10	Vss	l —	 	Vss	l —	-	Aia	_	_
11	Vss	Vss	Vss	Vss	Vss	Vss	A ₁₂	φι	φ1
12	Vss	Vss	Vss	Vss	Vss	Vss	Aii	Vss	Vss
13	Vss	Vss	Vss	Vss	Vss	Vss	A10	A ₁₃	A ₁₃
14	Vss	l —	 	Vss	_	_	Αg	l —	
15 16	Vss	Vss	Vss	Vss	Vss	Vss	Aa	A ₁₂	A ₁₂
16	Vss	Vss	Vss	Vss	Vss	Vss	A ₇	A11	A ₁₁
17	Vss	Vss	Vss	Vss	Vss	Vss	Αs	Aio	A10
18	V _{DD}	Vss	Vss	VDD	Vss	Vss	Voo	Ae	Ag
19	-	l —	—	—	-	_	-	—	_
20	-	-	—	—		_		—	_
21	l —	Vss	Vss	—	Vss	Vss	—	Aε	Aa
22	-	Vss	Vss	-	Vss	Vss	-	A ₇	A ₇
23	-	Vss	Vss	-	Vss	Vss	—	Aε	Aε
24	<u> </u>	Voo	VDD	<u> </u>	Voo	Voo		VDD	٥٥٧

^aThe following timing waveforms are used for the Dynamic and Life Tests. ^cMemory array is pre-initialized with all 0's.

NOTE:

findicates no confidence.
 φ₁ is connected to WE on all packages (D, J, and K).
 A₁₃ is connected to CE on all packages (D, J, and K).



A1:TO A13 ARE SUCCESSIVE DIVISIONS BY 2 BASED ON A0 92CS-37686

Fig. 8 - Burn-in circuit timing waveforms.

Pin 7 on D-type package, and Pin 9 on J and K packages are the outputs connected to V₀₀/2 in High Z state.

⁻ Indicates no connection.

Radiation-Hardened High-Reliability ICs.

CMM5104/3 CMM5104/3Z

NOTES:

- 1. Internal Visual Inspection Modified for LSI Internal Visual Inspection is performed to MIL-STD-883, Method 2010, Condition B except as follows:
 - A. High magnification inspection is performed at 200X to 300X and applies to the high current areas of the chip. The remainder of the chip is inspected at 75X to 150X where high magnification is required.
 - B. Metallization Voids (3.2.1.2) Criteria 3.2.1.1a Metallization Scratches and 3.2.1.2a Metallization Voids shall also apply to metallization over a passivation step (3.2.1.1d, 3.2.1.2b). Underlying oxide must also be exposed.
 - C. Metailization Alignment (3.2.1.7) Diffusion and Passivation Layer(s) Faults (3.2.0).
 - High magnification inspection is performed at 200X to 300X, applied to the center and two opposite corners of the chip, consisting only of the area exposed to the immediate field of view.

D. Scribing and Die Defects (3.2.3) in addition:

A crack that exceeds 5 mils in length must also point towards or cross a scribe grid line to be unacceptable.

Semicircular cracks that point away from the active circuit area are acceptable.

2. SOS Technology Devices;

- A. Diffusion faults are not applicable. SOS devices are inspected for complete islands, bridging between islands and missing adjacent contacts from a row in a contact chain.
- B. The 1-mil wire clearance criteria is not applicable.
- C. Passivation faults are not applicable because a second free flow oxide is used prior to metallization.
- D. Oxide gate bridge inspection is not applicable.
- E. Semicircular cracks not in an active area which start and end at the pellet edge are acceptable.