



Quad 2-Input NOR Gate with Strobe

ELECTRICALLY TESTED PER: MPG 10H500

The 10H500 is a quad 2 Input NOR gate. Each gate has 3 inputs, two of which are independent and one of which is tied common to all four gates.

The MECL 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increase in power-supply.

- Propagation Delay, 1.0 ns Typical
- 40 mW Max/Gate (No Load)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

PIN ASSIGNMENTS

FUNCTION	DIL	FLATS	LCC	BURN-IN (CONDITION C)
VCC1	1	5	2	GND
AOUT	2	6	3	51 Ω to V _{TT}
BOUT	3	7	4	51 Ω to V _{TT}
A _{IN}	4	8	5	OPEN
A _{IN}	5	9	7	OPEN
B _{IN}	6	10	8	OPEN
B _{IN}	7	11	9	OPEN
V _{EE}	8	12	10	V _{EE}
Common Input	9	13	12	OPEN
C _{IN}	10	14	13	OPEN
C _{IN}	11	15	14	OPEN
D _{IN}	12	16	15	OPEN
D _{IN}	13	1	17	OPEN
COUT	14	2	18	51 Ω to V _{TT}
DOUT	15	3	19	51 Ω to V _{TT}
VCC2	16	4	20	GND

BURN - IN CONDITIONS:

V_{TT} = -2.0 V MAX/ -2.2 V MIN

V_{EE} = -5.7 V MAX/ -5.2 V MIN

Military 10H500




AVAILABLE AS


- 1) JAN: N/A
 - 2) SMD: N/A
 - 3) 883: 10H500/BXAJC
- X = CASE OUTLINE AS FOLLOWS:


PACKAGE: CERDIP: E
CERFLAT: F
LCC: 2

The letter "M" appears before
the slash on LCC.




LOGIC DIAGRAM



**NOTES**

1. Unused outputs should be loaded 100Ω to GND.
2. Length of Coax_A and Coax_B should be equal for equal time delay.
3. 2:1 divider may be used.
4. $t_r = t_f = 2.0 \text{ ns}$ ($20\% - 80\%$) $\pm 0.2 \text{ ns}$.

**NOTES**

1. V_{IN} waveform has the following characteristics:
 - a) Pulse width $\geq 20 \text{ ns}$.
 - b) frequency = 1.0 MHz .

Figure 1. Switching Test Circuit and Waveforms

10H500 QUIESCENT LIMIT TABLE *

* ELECTRICAL CHARACTERISTICS

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 100 Ω resistor to -2.0 volts.

Test Temperature	Test Voltage Values (Volts)									
	V _{IH}	V _{IL}	V _{IHA}	V _{ILA}	PS ₁	PS ₂	VEE1	VEE2	VEEL	
T _A = 25 °C	-0.78	-1.95	-1.11	-1.48	+1.11	+0.31	-5.46	-4.94	-2.94	
T _A = 125 °C	-0.65	-1.95	-0.11	-1.48	+1.24	+0.36	-5.46	-4.94	-2.94	
T _A = -55 °C	-0.84	-1.95	-1.16	-1.51	+1.01	+0.28	-5.46	-4.94	-2.94	

Symbol	Parameter	Limits						Units	TEST VOLTAGE APPLIED TO PINS BELOW											
		+ 25 °C		+ 125 °C		- 55 °C			Pinouts referenced are for DIL package, check Pin Assignments VCC = 0 V, Output Load = 100 Ω to - 2.0 V											
		Subgroup 1		Subgroup 2		Subgroup 3														
		Min	Max	Min	Max	Min	Max													
V _{OH}	High Output Voltage	- 1.01	- 0.78	- 0.86	- 0.65	- 1.06	- 0.84	V												
V _{OL}	Low Output Voltage	- 1.95	- 1.58	- 1.95	- 1.565	- 1.95	- 1.61	V	4-7, 9-13											
V _{OHA}	High Output Voltage	- 1.01	- 0.78	- 0.86	- 0.65	- 1.06	- 0.84	V				4-7, 9-13	8	8	1, 16	2, 3, 14, 15				
V _{OLA}	Low Output Voltage	- 1.95	- 1.58	- 1.95	- 1.565	- 1.95	- 1.61	V			4-7, 9-13		8	8	1, 16	2, 3, 14, 15				
I _{EE}	Power Supply Current	- 26		- 29		- 29		mA					8		1, 16	8				
I _{IH}	Input Current High		295		500		500	μA	4-7, 10-13				8		1, 16	4-7, 10-13				
I _{IH1}	Input Current High		360		610		610	μA	9				8		1, 16	9				
I _{IL}	Input Current Low	0.5		0.3		0.5		μA		4-7, 9-13			8		1, 16	4-7, 10-13				

10H500 QUIESCENT LIMIT TABLE *

* ELECTRICAL CHARACTERISTICS

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 100 Ω resistor to -2.0 volts.

Test Temperature	Test Voltage Values (Volts)									
	V _{IH}	V _{IL}	V _{IHA}	V _{ILA}	PS1	PS2	VEE1	VEE2	VEEL	
T _A = 25 °C	-0.78	-1.95	-1.11	-1.48	+1.11	+0.31	-5.46	-4.94	-2.94	
T _A = 125 °C	-0.65	-1.95	-0.11	-1.48	+1.24	+0.36	-5.46	-4.94	-2.94	
T _A = -55 °C	-0.84	-1.95	-1.16	-1.51	+1.01	+0.28	-5.46	-4.94	-2.94	

Symbol	Parameter	Limits						Units	TEST VOLTAGE APPLIED TO PINS BELOW						
	Functional Parameters:	+ 25 °C			+ 125 °C			- 55 °C		Pinouts referenced are for DIL package, check Pin Assignments VCC = 2.0 V, All tests referenced to Fig 1, Output Load = 100 Ω to GND					
		Subgroup 9			Subgroup 10		Subgroup 11								
		Min	Max	Min	Max	Min	Max								
tTLH	Rise Time	0.5	1.8	0.66	2.34	0.6	2.1	ns	VIN	VOUT	VCC	VEEL	P.U.T.		
tTHL	Fall time	0.5	1.8	0.66	2.34	0.6	2.1	ns	4, 6	2, 3	1, 16	8	2, 3, 14, 15		
tPLH	Propagation Delay Low to High	0.6	1.5	0.84	2.04	0.66	1.92	ns	4, 6	2, 3	1, 16	8	2, 3, 14, 15		
tPHL	Propagation Delay High to Low	0.6	1.5	0.84	2.04	0.66	1.92	ns	10, 13	14, 15	1, 16	8	2, 3, 14		
		0.6	1.5	0.84	2.04	0.66	1.92	ns	10, 13	14, 15	1, 16	8	2, 3, 14		