
	REVISIONS	1	
LTR	DESCRIPTION	DATE (YR-MO-DA)	APPROVED
A	Change drawing CAGE code to 67268. Add case outline. Device type 02JX no longer available from an approved source. Technical and editorial changes throughout.	91-11-01	M. A. Frye
В	Changes in accordance with NOR 5962-R101-93.	93-03-23	Monica L. Poelking
С	Changes in accordance with NOR 5962-R148-93.	93-09-16	Monica L. Poelking
D	Add vendor CAGE F8859. Add device class V criteria. Editorial changes throughout - gap.	99-11-23	Raymond Monnin
Е	Add case outline X. Add delta limits for class V devices. Editorial changes throughout - gap.	00-07-27	Raymond Monnin
F	Change the delta limit for the V <sub>OH</sub> parameter in table III. Update boilerplate to latest MIL-PRF-38535 requirements CFS	01-01-17	Thomas M. Hess
G	Add case outline Z jak	01-07-23	Thomas M. Hess

REV																				
SHEET																				
REV	Е	F	Е	F																
SHEET	15	16	17	18																
REV STATUS				REV	,		G	Е	G	F	F	Е	Е	Е	Е	Е	Е	Е	G	Е
OF SHEETS				SHE	ET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A				PRE	PAREI M		. Kelleh	er		DEFENSE SUPPLY CENTER COLUMBUS					US					
STAN MICRO DRA		UIT		CHE	CKED Th		J. Riccı	uiti		COLUMBUS, OHIO 43216 http://www.dscc.dla.mil										
FOR US	THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS				APPROVED BY Michael A. Frye					MICROCIRCUITS, DIGITAL, ADVANCED CMOS OCTAL BUFFER/LINE DRIVER										
AND AGEN DEPARTMEN			_	DRA	WING		OVAL D 16-23	ATE		WITH THREE-STATE OUTPUTS, MONOLITHIC SILICON					,					
AMSC N/A				REVISION LEVEL G				_	ZE A		GE CO <b>14933</b>			59	962-	875	52			
									SHE	ĒΤ		1	OF	18						


## 1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
  - 1.2 PIN. The PIN is as shown in the following examples.

For device classes M and Q:



For device class V:



- 1.2.1 <u>RHA designator</u>. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
  - 1.2.2 Device type(s). The device type(s) identify the circuit function as follows:

<u>Device type</u>	Generic number	Circuit function
01	54AC244	Octal buffer/line driver with three-state outputs
02	54AC11244	Octal buffer/line driver with three-state outputs

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as listed below. Since the device class designator has been added after the original issuance of this drawing, device classes M and Q designators will not be included in the PIN and will not be marked on the device.

Device class	Device requirements documentation
М	Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A
Q or V	Certification and qualification to MIL-PRF-38535

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-87552
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL E	SHEET 2

# 1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
J	GDIP1-T24 or CDIP2-T24	24	Dual-in-line
K	GDFP2-F24 or CDFP3-F24	24	Flat pack
L	GDIP3-T24 or CDIP4-T24	24	Dual-in-line
R	GDIP1-T20 or CDIP2-T20	20	Dual-in-line
S	GDFP2-F20 or CDFP3-F20	20	Flat pack
X	see figure 1	20	Flat pack
Z	GDFP1-G20	20	Flat pack
2	CQCC1-N20	20	Square leadless chip carrier
3	CQCC1-N28	28	Square leadless chip carrier

1.2.5 <u>Lead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

# 1.3 Absolute maximum ratings. 1/, 2/, 3/

Supply voltage range (V <sub>CC</sub> )	0.5 V dc to +7.0 V dc
DC input voltage range (V <sub>IN</sub> )	0.5 V dc to $V_{CC}$ + 0.5 V dc
DC output voltage range (V <sub>OUT</sub> )	. $-0.5 \text{ V dc to V}_{CC} + 0.5 \text{ V dc}$
Clamp diode current (I <sub>IK</sub> , I <sub>OK</sub> )	. ±20 mA
DC output current (per output pin)	. ±50 mA
DC V <sub>CC</sub> or GND current (per output pin)	. ±25 mA <u>4</u> /
Maximum power dissipation (P <sub>D</sub> )	. 500 mW
Storage temperature range (T <sub>STG</sub> )	65°C to +150°C
Lead temperature (soldering, 10 seconds)	. +245°C
Thermal resistance, junction-to-case (θ <sub>JC</sub> )	. See MIL-STD-1835
Junction temperature (T <sub>J</sub> )	. +175°C <u>5</u> /

# 1.4 Recommended operating conditions. 2/, 3/, 6/

Supply voltage range ( $V_{CC}$ )	
Output voltage range (V <sub>OUT</sub> )	
Case operating temperature range (T <sub>C</sub> )	55°C to +125°C
Input rise or fall times $(t_r, t_f)$ :	
Device type 01;	
V <sub>CC</sub> = 3.6 V and 5.5 V	0 to 8 ns/V
Device type 02;	
Data V <sub>CC</sub> = 3.6 V and 5.5 V	0 to 10 ns/V
$\overline{\text{MOE}} \ V_{CC} = 3.6 \ \text{V} \ \text{and} \ 5.5 \ \text{V}$	0 to 5 ns/V

<sup>1/</sup> Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

Operation from 2.0 V dc to 3.0 V dc is provided for compatibility with data retention and battery back-up systems. Data retention implies no input transition and no stored data loss with the following conditions:  $V_{IH} \ge 70\%$   $V_{CC}$ ,  $V_{IL} \le 30\%$   $V_{CC}$ ,  $V_{OH} \ge 70\%$   $V_{CC}$  @ -20μA,  $V_{OL} \le 30\%$   $V_{CC}$  @ 20 μA.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-87552
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL G	SHEET 3

<sup>2/</sup> Unless otherwise noted, all voltages are referenced to GND.

<sup>3/</sup> The limits for the parameters specified herein shall apply over the full specified V<sub>CC</sub> range and case temperature range of -55°C to +125°C.

<sup>4/</sup> For devices with multiple V<sub>CC</sub> or GND pins, this value represents the total V<sub>CC</sub> or GND current.

Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883.

#### 2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

## **SPECIFICATION**

## **DEPARTMENT OF DEFENSE**

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

#### **STANDARDS**

## DEPARTMENT OF DEFENSE

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

## **HANDBOOKS**

## DEPARTMENT OF DEFENSE

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents which are DOD adopted are those listed in the issue of the DODISS cited in the solicitation. Unless otherwise specified, the issues of documents not listed in the DODISS are the issues of the documents cited in the solicitation.

# ELECTRONIC INDUSTRIES ALLIANCE (EIA)

JEDEC Standard No. 20 - Standardized for Description of 54/74ACXXXX and 54/74ACTXXXX Advanced High-Speed CMOS Devices.

(Applications for copies should be addressed to the Electronics Industries Alliance, 2001 Eye Street, NW, Washington, DC 20006.)

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents may also be available in or through libraries or other informational services.)

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-87552
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL F	SHEET 4

#### 3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.
  - 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein and figure 1.
  - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.
  - 3.2.3 <u>Truth table</u>. The truth table shall be as specified on figure 3.
  - 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 4.
  - 3.2.5 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 5.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
- 3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein, or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M.</u> For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-PRF-38535, appendix A.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-87552
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL F	SHEET 5

- 3.9 <u>Verification and review for device class M</u>. For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M.</u> Device class M devices covered by this drawing shall be in microcircuit group number 36 (see MIL-PRF-38535, appendix A).
  - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.
  - 4.2.1 Additional criteria for device class M.
    - a. Burn-in test, method 1015 of MIL-STD-883.
      - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
      - (2)  $T_A = +125^{\circ}C$ , minimum.
    - b. Interim and final electrical test parameters shall be as specified in table II herein.
  - 4.2.2 Additional criteria for device classes Q and V.
    - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
    - b. Interim and final electrical test parameters shall be as specified in table II herein.
    - c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.
- 4.3 Qualification inspection for device classes Q and V. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-87552
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL E	SHEET 6

		Table I. <u>Electrical performanc</u>	e character	istics.				
Test and MIL-STD-883 test method 1/	Symbol	Test conditions $\underline{2}/$ -55°C $\leq$ T <sub>C</sub> $\leq$ +125°C +3.0 V $\leq$ V <sub>CC</sub> $\leq$ +5.5 V	Device type and	V <sub>CC</sub>	Group A subgroups	Limi	its <u>3</u> /	Unit
		unless otherwise specified	Device class			Min	Max	
Positive input clamp voltage 3022	V <sub>IC+</sub>	For input under test, I <sub>IN</sub> = 1.0 mA	AII V	0.0 V	1	0.4	1.5	V
Negative input clamp voltage 3022	V <sub>IC</sub> -	For input under test, I <sub>IN</sub> = -1.0 mA	AII V	Open	1	-0.4	-1.5	V
High level output voltage	V <sub>OH</sub>	V <sub>IN</sub> = V <sub>IH</sub> minimum or V <sub>IL</sub> maximum	All All	3.0 V	1, 2, 3	2.9		V
3006	<u>4</u> /	I <sub>OH</sub> = -50 μA	All All	4.5 V	1, 2, 3	4.4		
			All All	5.5 V	1, 2, 3	5.4		
		V <sub>IN</sub> = V <sub>IH</sub> minimum or V <sub>IL</sub> maximum	All All	3.0 V	1	2.56		
		I <sub>OH</sub> = -12 mA			2, 3	2.40		
		$V_{IN} = V_{IH}$ minimum or $V_{IL}$	All	4.5 V	1	3.86		
		maximum	All		2, 3	3.70		
		I <sub>OH</sub> = -24 mA	All	5.5 V	1	4.86		_
		M M reigines and A	All	· ·	2, 3	4.70		4
		$V_{IN} = V_{IH}$ minimum or $V_{IL}$ maximum $I_{OH} = -50$ mA	AII AII	5.5 V	1, 2, 3	3.85		
Low level output voltage	V <sub>OL</sub>	V <sub>IN</sub> = V <sub>IH</sub> minimum or V <sub>IL</sub> maximum	All All	3.0 V	1, 2, 3		0.1	V
3007	<u>4</u> /	I <sub>OL</sub> = 50 μA	All All	4.5 V	1, 2, 3		0.1	
			All All	5.5 V	1, 2, 3		0.1	
		V <sub>IN</sub> = V <sub>IH</sub> minimum or V <sub>IL</sub> maximum	All All	3.0 V	1		0.36	
		I <sub>OL</sub> = 12 mA			2, 3		0.50	
		$V_{IN} = V_{IH}$ minimum or $V_{IL}$	All	4.5 V	1		0.36	
		maximum	All		2, 3		0.50	
		I <sub>OL</sub> = 24 mA	All	5.5 V	1		0.36	
		$V_{IN} = V_{IH}$ minimum or $V_{IL}$	All	5.5 V	2, 3 1, 2, 3		0.50 1.65	4
		maximum  IOL = 50 mA	All	3.3 v	1, 4, 3		1.00	
High level input voltage	V <sub>IH</sub>		All All	3.0 V	1, 2, 3	2.1		V
	<u>5</u> /		All All	4.5 V	1, 2, 3	3.15		
			All All	5.5 V	1, 2, 3	3.85		

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-87552
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL E	SHEET 7

		Table I. Electrical performance cha	aracteristic	<u>s</u> - Contir	nued.			
Test and MIL-STD-883 test method 1/	Symbol	Test conditions $\underline{2}/$ -55°C $\leq$ T <sub>C</sub> $\leq$ +125°C +3.0 V $\leq$ V <sub>CC</sub> $\leq$ +5.5 V	$-55^{\circ}\text{C} \le \text{T}_{\text{C}} \le +125^{\circ}\text{C}$ type subgroups $+3.0 \text{ V} \le \text{V}_{\text{CC}} \le +5.5 \text{ V}$		Limits 3/		Unit	
		unless otherwise specified	Device class			Min	Max	
Low level input voltage	V <sub>IL</sub>		All All	3.0 V	1, 2, 3		0.9	V
, and the second	<u>5</u> /		All All	4.5 V	1, 2, 3		1.35	
			All All	5.5 V	1, 2, 3		1.65	
Input leakage current low	I <sub>IL</sub>	V <sub>IN</sub> = 0.0 V	All All	5.5 V	1		-0.1	μА
3009					2, 3		-1.0	
Input leakage current high	I <sub>IH</sub>	V <sub>IN</sub> = 5.5 V	All All	5.5 V	1		0.1	μА
3010					2, 3		1.0	
Quiescent supply current, output	Іссн	V <sub>IN</sub> = V <sub>CC</sub> or GND	All All	5.5 V	1		4	μА
high 3005					2, 3		80	
Quiescent supply current, output	I <sub>CCL</sub>	V <sub>IN</sub> = V <sub>CC</sub> or GND	All All	5.5 V	1		4	μА
low 3005					2, 3		80	
Quiescent supply current, outputs	I <sub>CCZ</sub>	V <sub>IN</sub> = V <sub>CC</sub> or GND	All All	5.5 V	1		4	μА
three state 3005					2, 3		80	
Three state output leakage current high 3021	I <sub>OZH</sub>	$\overline{\text{MOE}} = V_{\text{IH}} \text{ min or } V_{\text{IL}} \text{ max,}$ all other inputs = $V_{\text{CC}}$ or GND,	AII AII	5.5 V	1, 2, 3		+5.0	μА
		$V_{OUT}$ = 5.5, test with each mOE = $V_{IH}$ min						
Three state output leakage current	I <sub>OZL</sub>	$\overline{\text{MOE}} = V_{\text{IH}} \text{ min or } V_{\text{IL}} \text{ max,}$ all other inputs = $V_{\text{CC}}$ or GND,	All All	5.5 V	1, 2, 3		-5.0	μА
low 3020		$V_{OUT} = GND$ , test with each mOE						
		= V <sub>IH</sub> min						
Input capacitance 3012	C <sub>IN</sub>	See 4.4.1c T <sub>C</sub> = +25°C	All All		4		8.0	pF
Power dissipation capacitance	C <sub>PD</sub> 6/	See 4.4.1c T <sub>C</sub> = +25°C, f = 1 MHz	All All	5.0 V	4		60.0	pF
Functional tests 3014	<u>-</u> <u>7</u> /	See 4.4.1b V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	All All	3.0 V	7, 8	L	Н	
	_	Verify output V <sub>OUT</sub>		5.5 V	7, 8	L	Н	

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-87552
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL E	SHEET 8

Table I. Electrical performance characteristics - Continued.								
Test and MIL-STD-883 test method 1/	Symbol	Test conditions $2/$ -55°C $\leq$ T <sub>C</sub> $\leq$ +125°C +3.0 V $\leq$ V <sub>CC</sub> $\leq$ +5.5 V	Device type and	V <sub>CC</sub>	Group A subgroups	Lin	mits <u>3</u> /	Unit
_		unless otherwise specified	Device class			Min	Max	
Propagation delay time, mAn to mYn	t <sub>PHL</sub>	$C_L = 50 \text{ pF minimum}$ $R_L = 500\Omega$	01 02 All	3.0 V	9	1.0 1.0	10.5 8.6	ns
3003	<u>8</u> /	See figure 5	01 02 All		10, 11	1.0 1.0	12.0 10.5	
			01 02 All	4.5 V	9	1.0 1.0	8.0 6.4	
			01 02 All		10, 11	1.0 1.0	9.0 7.4	
	t <sub>PLH</sub>		01 02 All	3.0 V	9	1.0 1.0	11.0 9.3	
	<u>8</u> /		01 02 All		10, 11	1.0 1.0	12.5 10.8	
			01 02 All	4.5 V	9	1.0 1.0	8.5 6.7	
			01 02 All		10, 11	1.0 1.0	9.5 7.7	
Output disable time, mOE to mYn	t <sub>PHZ</sub>	$C_L$ = 50 pF minimum $R_L$ = 500 $\Omega$	01 02 All	3.0 V	9	1.0 1.0	10.0 7.9	ns
3003	<u>8</u> /	See figure 5	01 02 All		10, 11	1.0 1.0	12.5 8.7	
			01 02 All	4.5 V	9	1.0 1.0	9.0 7.0	
			01 02 All		10, 11	1.0 1.0	10.5 7.6	
	t <sub>PLZ</sub>		01 02 All	3.0 V	9	1.0 1.0	11.0 9.4	
	<u>8</u> /		01 02 All		10, 11	1.0 1.0	13.0 10.4	
			01 02 All	4.5 V	9	1.0 1.0	9.0 7.8	
			01 02 All		10, 11	1.0 1.0	11.0 8.6	
See footnotes at end of table.								
STANDARD MICROCIRCUIT DRAWING			SIZE <b>A</b>				5962-8	37552
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000				RE	EVISION LEVEL E		SHEET 9	

Table I. <u>Electrical performance characteristics</u> - Continued.

Test and MIL-STD-883 test method 1/	Symbol	Symbol Test conditions $\underline{2}/$ -55°C $\leq$ T <sub>C</sub> $\leq$ +125°C +3.0 V $\leq$ V <sub>CC</sub> $\leq$ +5.5 V	Device type and	Vcc	Group A subgroups	Limit	ts <u>3</u> /	Unit
_		unless otherwise specified	Device class			Min	Max	
Output enable time, mOE to mYn	t <sub>PZH</sub>	$C_L = 50 \text{ pF}$ $R_L = 500\Omega$	01 02 All	3.0 V	9	1.0 1.0	10.5 10.7	ns
3003	<u>8</u> /	See figure 5	01 02 All		10, 11	1.0 1.0	11.5 12.9	
			01 02 All	4.5 V	9	1.0 1.0	7.5 7.7	
			01 02 All		10, 11	1.0 1.0	9.0 9.3	
	t <sub>PZL</sub>		01 02 All	3.0 V	9	1.0 1.0	11.0 10.6	
	<u>8</u> /		01 02 All		10, 11	1.0 1.0	13.0 12.9	
			01 02 All	4.5 V	9	1.0 1.0	8.5 7.6	
			01 02 All		10, 11	1.0 1.0	10.5 9.1	

- For tests not listed in the referenced MIL-STD-883, [e.g.  $V_{IH}$ ,  $V_{IL}$ ], utilize the general test procedure under the conditions listed herein.
- Each input/output, as applicable, shall be tested at the specified temperature, for the specified limits, to the tests in table I herein. Output terminals not designated shall be high level logic, low level logic, or open, except as follows:
  - a.  $V_{IC}$  (pos) tests, the GND terminal can be open.  $T_C = +25$ °C.

  - b.  $V_{IC}$  (neg) tests, the  $V_{CC}$  terminal shall be open.  $T_C = +25^{\circ}C$ . c. All  $I_{CC}$  tests, the output terminal shall be open. When performing these tests, the current meter shall be placed in the circuit such that all current flows through the meter.

Additional detailed information on qualified devices (i.e. pin for pin conditions and testing sequence) is available from the qualifying activity (DSCC-VQC) upon request.

- For negative and positive voltage and current values, the sign designates the potential difference in reference to GND and the direction of current flow, respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein. All devices shall meet or exceed the limits specified in table I, as applicable, at 3.0 V  $\leq$  V<sub>CC</sub>  $\leq$  3.6 V and 4.5 V  $\leq$  V<sub>CC</sub>  $\leq$  5.5 V.
- The  $V_{OH}$  and  $V_{OL}$  tests shall be tested at  $V_{CC} = 3.0 \text{ V}$  and 4.5 V. The  $V_{OH}$  and  $V_{OL}$  tests are guaranteed, if not tested, for other values of  $V_{CC}$ . Limits shown apply to operation at  $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$  and  $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$ . Tests with input current at +50 mA or -50 mA are performed on only one input at a time with duration not to exceed 10 ms. Transmission driving tests may be performed using  $V_{IN} = V_{CC}$  or GND. When  $V_{IN} = V_{CC}$  or GND is used, the test is guaranteed for  $V_{IN} = V_{CC}$ V<sub>IH</sub> minimum and V<sub>IL</sub> maximum.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-87552
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		E	10

# Table I. Electrical performance characteristics - Continued.

- $\underline{5}$ / The V<sub>IH</sub> and V<sub>IL</sub> tests are not required if applied as forcing functions for V<sub>OH</sub> and V<sub>OL</sub> tests.
- 6/ Power dissipation capacitance (C<sub>PD</sub>) determines both the power consumption (P<sub>D</sub>) and dynamic current consumption (I<sub>S</sub>). Where:

 $P_D = (C_{PD} + C_L) (V_{CC} \times V_{CC})f + (I_{CC} \times V_{CC})$  $I_S = (C_{PD} + C_L) V_{CC}f + I_{CC}$ 


f is the frequency of the input signal and  $C_L$  is the external output load capacitance.


- 7/ Tests shall be performed in sequence, attributes data only. Functional tests shall include the truth table and other logic patterns used for fault detection. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 3 herein. Functional tests shall be performed in sequence as approved by the qualifying activity on qualified devices. For V<sub>OUT</sub> measurements, L ≤ 0.3V<sub>CC</sub> and H ≥ 0.7V<sub>CC</sub>.
- $\underline{8}'$  For propagation delay tests, all paths must be tested. AC limits at  $V_{CC} = 5.5$  V are equal to the limits at  $V_{CC} = 4.5$  V and guaranteed by testing at  $V_{CC} = 4.5$  V. AC limits at  $V_{CC} = 3.6$  V are equal to limits at  $V_{CC} = 3.0$  V and guaranteed by testing at  $V_{CC} = 3.0$  V. Minimum ac limits for  $V_{CC} = 5.5$  V are 1.0 ns and guaranteed by guardbanding the  $V_{CC} = 4.5$  V minimum limits to 1.5 ns.

STANDARD MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000

SIZE <b>A</b>		5962-87552
	REVISION LEVEL E	SHEET 11

# Case X





Dimensions							
Symbol	Inch	es	Millimeters				
	Min	Max	Min	Max			
Α	.045	.085	1.14	2.16			
b	.015	.019	0.38	0.48			
С	.003	.006	0.076	0.152			
D	.505	.515	12.83	13.08			
E	.275	.285	6.99	7.24			
е	.045	.055	1.14	1.40			
L	.250	.370	6.35	9.39			
Q	.010		0.25				
N	20		20				

FIGURE 1. Case outlines.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-87552
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL E	SHEET 12

Davisa tura	01		02		
Device type		/1 		12 T	
Case outlines	R, S, X, Z	2	J, K, L	3	
Terminal number	Termina	ıl symbol	Terminal symbol		
1	1OE	1OE	1Y1	NC	
2	1A1	1A1	1Y2	V <sub>cc</sub>	
3	2Y4	2Y4	1Y3	1A4	
4	1A2	1A2	1Y4	1A3	
5	2Y3	2Y3	GND	1A2	
6	1A3	1A3	GND	1A1	
7	2Y2	2Y2	GND	1OE	
8	1A4	1A4	GND	NC	
9	2Y1	2Y1	2Y1	1Y1	
10	GND	GND	2Y2	1Y2	
11	2A1	2A1	2Y3	1Y3	
12	1Y4	1Y4	2Y4	1Y4	
13	2A2	2A2	2OE	GND	
14	1Y3	1Y3	2A4	GND	
15	2A3	2A3	2A3	NC	
16	1Y2	1Y2	2A2	GND	
17	2A4	2A4	2A1	GND	
18	1Y1	1Y1	Vcc	2Y1	
19	2OE	2OE	Vcc	2Y2	
20	$V_{CC}$	V <sub>CC</sub>	1A4	2Y3	
21			1A3	2Y4	
22			1A2	NC	
23			1A1	2OE	
24			1OE	2A4	
25				2A3	
26				2A2	
27				2A1	
28				V <sub>CC</sub>	

NC = no connection

FIGURE 2. <u>Terminal connections</u>.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-87552
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL G	SHEET 13

(Each Buffer)

Inputs		Outputs
mOE	mAn	mYn
L	L	L
L	Н	Н
Н	Х	Z

H = High voltage level L = Low voltage level X = Immaterial Z = High impedance

FIGURE 3. Truth table.





FIGURE 4. Logic diagram.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-87552
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL E	SHEET 14



#### NOTES:

- 1.  $V_{TEST}$  = open for  $t_{PLH}$ ,  $t_{PHL}$ ,  $t_{PHZ}$ , and  $t_{PZH}$ .  $V_{TEST}$  = 2 x  $V_{CC}$  for  $t_{PLZ}$  and  $t_{PZL}$ .
- 2.  $C_L = 50$  pF or equivalent, (includes probe and jig capacitance).
- 3.  $R_L = 500\Omega$  or equivalent.
- 4. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- 5. Input signal from pulse generator:  $V_{IN} = 0.0 \text{ V}$  to  $V_{CC}$ ; PRR  $\leq$  1 MHz;  $Z_O = 50\Omega$ ;  $t_r \leq 3.0 \text{ ns}$ ;  $t_f \leq 3.0 \text{ ns}$ ;  $t_f$
- 6. Timing parameters shall be tested at a minimum input frequency of 1MHz.
- 7. The outputs are measured one at a time with one transition per measurement.

FIGURE 5. Switching waveforms and test circuit - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-87552
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		E	15

- 4.3.1 <u>Electrostatic discharge sensitivity qualification inspection</u>. Electrostatic discharge sensitivity (ESDS) testing shall be performed in accordance with MIL-STD-883, method 3015. ESDS testing shall be measured only for initial qualification and after process or design changes which may affect ESDS classification.
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

TABLE II. Electrical test requirements.

Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	(in accor	groups dance with 8535, table III)
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)			1
Final electrical parameters (see 4.2)	<u>1</u> / 1, 2, 3, 7, 8, 9	<u>1</u> / 1, 2, 3, 7, 8, 9	<u>2</u> /, <u>3</u> / 1, 2, 3, 7, 8, 9, 10, 11
Group A test requirements (see 4.4)	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	<u>3</u> / 1, 2, 3, 7,8, 9, 10, 11
Group D end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9

- 1/ PDA applies to subgroup 1.
- 2/ PDA applies to subgroups 1, 7, and deltas.
- 3/ Delta limits as specified in table III shall be required where specified, and the delta limits shall be completed with reference to the zero hour electrical parameters.

Table III. Burn-in and operating life test delta parameters (+25°C).

Parameter	Symbol	Delta Limits
	· .	
Supply current	I <sub>CC</sub>	±300 nA
Input current low level	I₁∟	±20 nA
Input current high level	I <sub>IH</sub>	±20 nA
Output voltage low level	$V_{OL}$	±0.04 V
$V_{CC} = 5.5 \text{ V } I_{OL} = 24 \text{ mA}$		
Output voltage high level	V <sub>OH</sub>	±0.20 V
$V_{CC} = 5.5 \text{ V } I_{OH} = -24 \text{ mA}$		

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-87552
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		F	16

## 4.4.1 Group A inspection

- a. Tests shall be as specified in table II herein.
- b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table in figure 3 herein. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 3, herein. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.
- c. C<sub>IN</sub> and C<sub>PD</sub> shall be measured only for initial qualification and after process or design changes which may affect capacitance. C<sub>IN</sub> shall be measured between the designated terminal and GND at a frequency of 1 MHz. C<sub>PD</sub> shall be tested in accordance with the latest revision of JEDEC Standard No. 20 and table I herein. For C<sub>IN</sub> and C<sub>PD</sub>, test all applicable pins on five devices with zero failures.
- 4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table II herein.
- 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
  - a. Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
  - b.  $T_A = +125^{\circ}C$ , minimum.
  - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
  - 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table II herein.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).
  - a. End-point electrical parameters shall be as specified in table II herein.
  - b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T<sub>A</sub> = +25°C ±5°C, after exposure, to the subgroups specified in table II herein.
  - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
  - 4.5 Methods of inspection. Methods of inspection shall be specified as follows:
- 4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-87552
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL E	SHEET 17

## 5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

#### 6. NOTES

- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
  - 6.1.2 Substitutability. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43216-5000, or telephone (614) 692-0547.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.
- 6.6 Sources of supply.
- 6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.
- 6.6.2 <u>Approved sources of supply for device class M.</u> Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-87552
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		F	18

# STANDARD MICROCIRCUIT DRAWING SOURCE APPROVAL BULLETIN

DATE: 01-07-23

Approved sources of supply for SMD 5962-87552 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-8755201RA	27014	54AC244DMQB
	01295	SNJ54AC244J
5962-8755201SA	27014	54AC244FMQB
	01295	SNJ54AC244W
5962-8755201XA	F8859	54AC244K02Q
5962-8755201XC	F8859	54AC244K01Q
5962-8755201ZA	27014	54AC244WG-QML
5962-8755201VSA	<u>3</u> /	
5962-8755201VXA	F8859	54AC244K02V
5962-8755201VXC	F8859	54AC244K01V
5962-87552012A	27014	54AC244LMQB
	01295	SNJ54AC244FK
5962-8755202JA	<u>3</u> /	
5962-8755202KA	<u>3</u> /	
5962-8755202LA	<u>3</u> /	
5962-87552023A	<u>3</u> /	

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the Vendor to determine its availability.
- 2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ No longer available from an approved source of supply.

Vendor CAGE number_	Vendor name and address
27014	National Semiconductor 2900 Semiconductor Drive P. O. Box 58090 Santa Clara, CA 95052-8090 Point of contact:5 Foden Road South Portland, ME 04106
F8859	ST Microelectronics 3 rue de Suisse BP4199 35041 RENNES cedex2 - France
01295	Texas Instruments 8505 Forest Ln. P. O. Box 660199 Dallas, TX 75243 Point of contact: U.S. Highway 75 South P. O. Box 84 M/S 853 Sherman, TX 75090-9493

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.