Am27C4096

4 Megabit (262,144 x 16-Bit) CMOS EPROM

Advanced Micro Devices

DISTINCTIVE CHARACTERISTICS

- Fast access time
 - 90 ns
- Low power consumption
 - 25 µA typical CMOS standby current
- JEDEC-approved pinout
 - plug in upgrade of 1 Megabit and 2 Megabit **EPROMs**
 - 40-pin DIP/PDIP
 - 44-pin LCC/PLCC
- Single + 5 V power supply

- ± 10% power supply tolerance standard on most speeds
- 100% Flashrite™ programming
 - typical programming time of 2 minutes
- Latch-up protected to 100 mA from -1 V to $V_{cc} + 1 V$
- High noise immunity
- Versatile features for simple interfacing
 - both CMOS and TTL input/output compatibility
 - two line control functions

GENERAL DESCRIPTION


The Am27C4096 is a 4 megabit ultraviolet erasable programmable read-only memory. It is organized as 256K words by 16 bits per word, operates from a single +5 V supply, has a static standby mode, and features fast single address location programming. The Am27C4096 is ideal for use in 16-bit microprocessor systems. Products are available in windowed ceramic DIP and LCC packages as well as plastic one time programmable (OTP) PDIP and PLCC packages.

Typically, any byte can be accessed in less than 90 ns. allowing operation with high-performance microprocessors without any WAIT states. The Am27C4096 offers separate Output Enable (OE) and Chip Enable (CE) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 125 mW in active mode, and 125 μW in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The Am27C4096 supports AMD's Flashrite™ programming algorithm (100 µs pulses) resulting in typical programming times of less than 2 minutes.

BLOCK DIAGRAM



11408-001A

Am27C4096


Publication# 11408 Rev. B Amendment /0 Issue Date: March 1991

PRODUCT SELECTOR GUIDE


Family Part No.	Am27C4096						
Ordering Part Number V _{cc} ± 5%	-95	-105				-255	
V _{cc} ± 10%	-90	-100	-120	-150	-200	-250	
Max. Access Time (ns)	90	100	120	150	200	250	
CE (E) Access Time (ns)	90	100	120	150	200	250	
OE (G) Access Time (ns)	40	50	50	65	75	100	

CONNECTION DIAGRAMS

Top View



LCC*



Notes:

- 1. JEDEC nomenclature is in parentheses.
- 2. Don't use (DU) for PLCC
- * Also available in 44-pin rectangular plastic leaded chip carrier.

LOGIC SYMBOL

A₀-A₁₇ DQ₀-DQ₁₅ □ E (E) □ E (G) 11408-004A

PIN DESCRIPTION

A₀-A₁₇ = Address Inputs CE (E) Chip Enable Input DQ₀-DQ₁₅ = Data Inputs/Outputs ŌĒ (G) = Output Enable Input Vcc V_{cc} Supply Voltage V_{pp} = Program Supply Voltage **GND** = Ground NC No Internal Connection

DU = No External Connection


AMD ...

T-46-13-29

ORDERING INFORMATION EPROM Products

AMD Standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- **Device Number**
- **Speed Option**
- C. Package Type
- **Temperature Range**
- **Optional Processing**



Valid Combinations						
AM27C4096-90	DC, DCB, DI, DIB					
AM27C4096-95						
AM27C4096-100	DC, DCB, DI, DIB,					
AM27C4096-105	LC, LCB, LI, LIB					
AM27C4096-120	DC, DCB, DE,					
AM27C4096-150	DEB, DI, DIB,					
AM27C4096-200	LC, LCB, LI,					
AM27C4096-255	LIB, LE, LEB					


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly-released combinations.

ORDERING INFORMATION **OTP Products (Preliminary)**

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- **Device Number**
- **Speed Option**
- Package Type
- **Temperature Range**
- **Optional Processing**



Valid Combinations					
AM27C4096-125					
AM27C4096-150	PC, JC,				
AM27C4096-200	PI, JI				
AM27C4096-255					

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly-released combinations.


AMD -

T-46-13-29

ORDERING INFORMATION **Military APL Products**

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of:

- **Device Number**
- **Speed Option**
- C. **Device Class**
- Package Type d.
- Lead Finish



Valid Combinations					
AM27C4096-120					
AM27C4096-150					
AM27C4096-200	/BQA, /BUA				
AM27C4096-250					

For other Surface Mount Package options, contact NVD Military Marketing.

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newlyreleased combinations.

Group A Tests

Group A tests consist of Subgroups 1,2,3,7,8,9,10,11.

PRELIMINARY

T-46-13-29

FUNCTIONAL DESCRIPTION

Erasing the Am27C4096

In order to clear all locations of their programmed contents, it is necessary to expose the Am27C4096 to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase an Am27C4096. This dosage can be obtained by exposure to an ultraviolet lamp—wavelength of 2537 Angstroms (A)—with intensity of 12,000 $\mu W/cm^2$ for 15 to 20 minutes. The Am27C4096 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27C4096 and similar devices will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537 Å, exposure to fluorescent light and sunlight will eventually erase the Am27C4096 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

Programming the Am27C4096

Upon delivery or after each erasure the Am27C4096 has all 4,194,304 bits in the "ONE" or HIGH state. "ZEROs" are loaded into the Am27C4096 through the procedure of programming.

The programming mode is entered when $12.75 \pm 0.25 \text{ V}$ is applied to the V_{pp} pin, \overline{CE} is at V_{\parallel} and \overline{OE} is at V_{\parallel} .

For programming, the data to be programmed is applied 16 bits in parallel to the data output pins.

The flowchart (Figure 2) shows AMD's Flashrite algorithm. The Flashrite algorithm reduces programming time by using 100 µs programming pulses and by giving each address only as many pulses as are necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, additional pulses are given until it verifies or the maximum is reached. This process is repeated while sequencing through each address of the Am27C4096. This part of the algorithm is done at V_{cc} = 6.25 V to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the final address is completed, the entire EPROM memory is verified at $V_{cc} = V_{pp} = 5.25 \text{ V}.$

Program Inhibit

Programming of multiple Am27C4096 in parallel with different data is also easily accomplished. Except for CE, all like inputs of the parallel Am27C4096 may be common. A TTL low-level program pulse applied to an Am27C4096 $\overline{\text{CE}}$ input with $V_{pp} = 12.75 \pm 0.25 \text{ V}$ and $\overline{\text{OE}}$ HIGH will program that Am27C4096. A high-level CE input inhibits the other Am27C4096 devices from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with \overline{OE} at V_{μ} , \overline{CE} at V_{μ} , and V_{po} between 12.5 V and 13.0 V.

Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25°C ± 5°C ambient temperature range that is required when programming the Am27C4096.

To activate this mode, the programming equipment must force 12.0 ± 0.5 V on address line A of the Am27C4096. Two identifier bytes may then be sequenced from the device outputs by toggling address line $\mathbf{A}_{\!\scriptscriptstyle{0}}$ from $\mathbf{V}_{\!\scriptscriptstyle{1L}}$ to $\mathbf{V}_{\!\scriptscriptstyle{1H}}.$ All other address lines must be held at V, during auto select mode.

Byte 0 ($A_0 = V_{||}$) represents the manufacturer code, and byte 1($A_0 = V_{||}$), the device identifier code. For the Am27C4096, these two identifier bytes are given in the Mode Select Table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ,) defined as the parity bit.

Read Mode

The Am27C4096 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (CE) is the power control and should be used for device selection. Output Enable (OE) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (t_{ACO}) is equal to the delay from \overline{CE} to output (t_{CE}) . Data is available at the outputs to after the falling edge of OE, assuming that CE has been LOW and addresses have been stable for at least tACC-tOE.

Standby Mode

The Am27C4096 has a CMOS standby mode which reduces the maximum V_{cc} current to 100 μA. It is placed in CMOS-standby when $\overline{\text{CE}}$ is at $\text{V}_{\text{cc}} \pm 0.3 \text{ V}.$ The Am27C4096 also has a TTL-standby mode which reduces the maximum V_{cc} cu<u>rrent</u> to 1.0 mA. It is placed in TTL-standby when \overline{CE} is at V_{H} . When in standby mode, the outputs are in a high-impedance state, independent of the OE input.

AMD -

T-46-13-29

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- 1. Low memory power dissipation, and
- Assurance that output bus contention will not occur.

It is recommended that \overline{CE} be decoded and used as the primary device-selecting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1- μF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between V $_{co}$ and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7- μF bulk electrolytic capacitor should be used between V $_{co}$ and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE

Mode	Pins	CE/PGM	ŌĒ	A _o	A	V _{pp}	Outputs
Read		V _{IL}	V _{IL}	Х	Х	х	D _{OUT}
Output Disal	ble	V _{IL}	V _{IH}	Х	×	х	Hi-Z
Standby (TT	L)	V _H	Х	Х	Х	Х	HI-Z
Standby (CN	MOS)	$V_{\infty} \pm 0.3 V$	Х	Х	Х	Х	Hi-Z
Program		V _{IL}	. V _{IH}	X	Х	V _{pp}	D _{IN}
Program Ve	rify	V _{IH}	V _{IL}	Х	Х	V _{pp}	D _{out}
Program Inhibit		V _{IH}	V_{IH}	Х	X	V _{PP}	Hi-Z
Auto Select (Note 3)	Manufacturer Code	V _{IL}	V _{IL}	V _{IL}	V _H	Х	O1H
	Device Code	V _{IL}	V _{IL}	V _{IH}	V _H	Х	19H

Notes:

- 1. X Either V_H or V_{IL}
- 2. $V_H = 12.0 \pm 0.5 \text{ V}$
- 3. $A_1 A_8 = A_{10} A_{17} = V_{1L}$
- 4. See DC Programming Characteristics for V_{PP} voltage during programming.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	
OTP products	-65° to +125°C
All other products	-65° to +150°C
Ambient Temperature with Power Applied	-55° to +125°C
Voltage with Respect to Ground:	
All pins except A _p , V _{pp} , V _{cc}	-0.6 to $V_{cc} + 0.6$ V
(Note 1)	
A _g and V _{PP}	-0.6 to +13.5 V
(Note 2)	
V _∞	-0.6 to +7.0 V

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

Notes:

- 1. During transitions, the inputs may overshoot GND to -2.0~Vfor periods of up to 20 ns. Maximum DC voltage on input and I/O may overshoot to V_{cc} + 2.0 V for periods of up to
- 2. During transitions, A_g and V_{pp} may overshoot GND to -2.0 V for periods of up to 20 ns. A_g and V_{pp} must not exceed 13.5 V for any period of time.

OPERATING RANGES

T-46-13-29

Commercial (C) Devices

0° to +70°C Case Temperature (T_c)

Industrial (i) Devices

Case Temperature (T_c) -40° to +85°C

Extended Commercial (E) Devices

Case Temperature (T_c) -55° to +125°C

Military (M) Devices

Case Temperature (T_c) -55° to +125°C

Supply Read Voltages:

V_{cc} for Am27C4096-XX5 +4.75 to +5.25 V +4.50 to +5.50 V V_{cc} for Am27C4096-XX0

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified. (Notes 1, 4, 5, and 8)

T-46-13-29

(for APL Products, Group A, Subgroups 1, 2, 3, 7, and 8 are tested unless otherwise noted) TTL and NMOS

Parameter Symbol	Parameter Description	Test Conditions		Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	$I_{OH} = -400 \mu A$		2.4		٧
Vol	Output LOW Voltage	I _{OL} = 2.1 mA			0.45	٧
V _{IH}	Input HIGH Voltage			2.0	V _{cc} + 0.5	V
V _{IL}	Input LOW Voltage			-0.5	+0.8	٧
I _{LI} Input Load C	Input Load Current	$V_{IN} = 0 \text{ V to } + V_{CC}$	C/I Devices		1.0	
	mpat 2000 Ouriont	V _{IN} = 0 V to +V _{CC}	E/M Devices		5.0	μΑ
L Output Leakage	Output Leakage Current		C/I Devices		5.0	
-ro			E/M Devices		10.0	μΑ
	V _{ss} Active Current	$\overline{CE} = V_{IL}$, $f = 5 \text{ MHz}$	C/I Devices		50	•
I _{CO1} Output Leakage Current V _{CO} Active Current (Notes 5 & 9) V _{CO} Active Current (Notes 5 & 9) V _{CO} Active Current (Notes 5 & 9) CE = V _{IL} , f = 5 MHz (Open Outputs)	E/M Devices		60	mA		
l _{cc2}	V _{co} Standby Current	CE ≈ V _{IH}	C/I Devices		1.0	4
			E/M Devices		1.0	mA
l _{PP1}	V _{PP} Current During Read (Note 6)	$\overline{CE} = \overline{OE} = V_{IL}, V_{pp} =$	V _{cc}		100	μΑ

CMOS

Parameter Symbol	Parameter Description	Test Conditions		Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	I _{OH} = -400 μA		V _{co} - 0.8		V
V _{OL}	Output LOW Voltage	I _{OL} = 2.1 mA			0.45	٧
V _{IH}	Input HIGH Voltage		***************************************	0.7 V _{co}	V _{cc} + 0.5	٧
V _{IL}	Input LOW Voltage			-0.5	+0.8	٧
l _u .	Input Load Current	$V_{IN} = 0 V to + V_{CO}$	C/I Devices		1.0	
			E/M Devices		5.0	μА
I _{LO}	Output Leakage Current	$V_{OUT} = 0 \text{ V to } + V_{CC}$	C/I Devices		5.0	
			E/M Devices		10.0	μA
l _{cc1}	V _{cc} Active Current (Notes 5 & 9)	$\overline{CE} = V_{IL}$, $f = 5 \text{ MHz}$ $I_{OUT} = 0 \text{ mA}$	C/I Devices		50	mA
		(Open Outputs)	E/M Devices		60	
l _{cc2}	V _{cc} Standby Current	$\overline{CE} = V_{co} \pm 0.3 \text{ V}$	C/I Devices		100	нΔ
		E/M Devices			150	μΑ
l _{pp1}	V _{pp} Current During Read (Note 6)	$\overline{CE} = \overline{OE} = V_{IL}, V_{pp} =$	V _{co}		100	μΑ

T-46-13-29




Figure 1. Typical Supply Current vs. Frequency $V_{cc} = 5.0 \text{ V}, T = 25^{\circ}\text{C}$

CAPACITANCE (Notes 2, 3, and 7)

	1	CDV040		CLV			
Parameter Symbol	Parameter Description	Test Conditions	Тур.	Max.	Тур.	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0 V	7	12	5	9	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0 V	10	15	8	12	рF

Notes:

- 1. V_{co} must be applied simultaneously or before V_{pp} , and removed simultaneously or after V_{pp} .
- 2. Typical values are for nominal supply voltages.
- 3. This parameter is only sampled, not 100% tested.
- Caution: the Am27C4096 must not be removed from (or inserted into) a socket when V_{cc} or V_{PP} is applied.
- 5. I_{CC1} is tested with OE = V_{IH} to simulate open outputs.
- 6. Maximum active power usage is the sum of Icc and Ipp.
- 7. $T_A = +25^{\circ}C$, f = 1 MHz.
- 8. Minimum DC Input Voltage is -0.5 V. During transitions, the inputs overshoot to -2.0 V for periods less than 20 ns. Maximum DC Voltage on output pins is V_{cc} +0.5 V, which may overshoot to V_{cc} +2.0 V for periods less than 20 ns.
- 9. For typical supply current values at various frequencies, refer to Figure 1.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified. (Notes 1, 3, and 4)

(for APL Products, Group A, Subgroups 9, 10, and 11 are tested unless otherwise noted)

T-46-13-29

	meter nbols							m27C	4096		
	Standard	Parameter Description	Test Conditio	ns	-90, -95	-100, -105	-120, -125	-150	-200	-255 -250	Unit
t _{AVOV} t _{ACC} Address to 7	Address to	CE ≈ OE	Min.	_	-	_	-	-	-	ns	
	= V _{IL}	Мах.	90	100	120	150	200	250			
t _{ELOV}	t _{c∈}	Chip Enable to	OE = V _{II}	Min.	_	-	-	_	-	_	ns
4.47	0.5	Output Delay		Мах.	90	100	120	150	200	250	⊣
t _{GLQV}	t _{o∈}	Output Enable to Output Delay	CE = V _{IL}	Min.	_	_	-	-	-	-	ns
			, ,	Max.	40	50	50	65	75	100	
t _{EHOZ} ,	t _{DF}	Chip Enable HIGH or Output Enable HIGH,		Min.	0	ı	0	0	0	0	
t _{GHQZ}	(Note 2)			Мах.	30	40	40	50	60	60	ns
OL	Output Hold from			Min.	0	0	0	0	0	0	
XOXA	t _{oн}	Addresses, CE, or OE, whichever ocurred first		Мах.	-	-	-	_			ns

Notes:

- 1. V_{cc} must be applied simultaneously or before V_{pp} , and removed simultaneously or after V_{pp} .
- 2. This parameter is only sampled, not 100% tested.
- Caution: The Am27C4096 must not be removed from (or inserted into) a socket or board when V_{pp} or V_{cc} is applied.
- Output Load: 1 TTL gate and C_L = 100 pF


Input Rise and Fall Times: 20 ns

Input Pulse Levels: 0.45 to 2.4 V


Timing Measurement Reference Level — Inputs: 0.8 to 2.0 V Outputs: 0.8 to 2.0 V

SWITCHING TEST CIRCUIT

SWITCHING TEST WAVEFORM



CL = 100 pF including jig capacitance.



AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0." Input pulse rise and fall times are ≤ 20 ns.

10205A-004A

10205B-009A


KEY TO SWITCHING WAVEFORMS

T-46-13-29

WAVEFORM	INPUTS	OUTPUTS
	Must be Steady	Will be Steady
	May Change from H to L	Will be Changing from H to L
	May Change from L to H	Will be Changing from L to H
	Don't Care, Any Change Permitted	Changing, State Unknown
>>	Does Not Apply	Center Line is High- Impedance "Off" State

KS000010

SWITCHING WAVEFORMS



Notes:

10205A-005A

- 1. \overline{OE} may be delayed up to t_{ACO} t_{OE} after the falling edge of \overline{CE} without impact on t_{ACO} .
- 2. t_{DF} is specified from \overline{OE} or \overline{CE} , whichever occurs first.

T-46-13-29

10205B-008A




Figure 2. Flashrite Programming Flow Chart

T-46-13-29

DC PROGRAMMING CHARACTERISTICS (T $_{\rm A}$ = +25°C \pm 5°C) (Notes 1, 2, and 3)

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
I _u	Input Current (All Inputs)	$V_{IN} = V_{IL} \text{ or } V_{IH}$		1.0	μА
V _{IL}	Input LOW Level (All Inputs)		-0.5	0.8	٧
V _{IH}	Input HIGH Level		2.0	V _{cc} + 0.5	٧
V _{OL}	Output LOW Voltage During Verify	I _{oL} = 2.1 mA		0.45	٧
V _{OH}	Output HIGH Voltage During Verify	I _{OH} = -400 μA	2.4		٧
V _H	A ₉ Auto Select Voltage		11.5	12.5	٧
I _{ccs}	V _{cc} Supply Current (Program & Verify)			50	mA
I _{PP2}	V _{PP} Supply Current (Program)	CE = V _{IL} , OE = V _{IH}		50	mA
V _{cc1}	Flashrite Supply Voltage		6.00	6.50	٧
V _{PP1}	Flashrite Programming Voltage		12.5	13.0	٧

SWITCHING PROGRAMMING CHARACTERISTICS (T $_{\! A}$ = +25°C \pm 5°C) (Notes 1, 2, and 3)

Parameter Symbols					
JEDEC	Standard	Parameter Description	Min.	Max.	Unit
t _{AVEL}	t _{AS}	Address Setup Time	2		μs
t _{DZGL}	t _{oes}	OE Setup Time	2		μs
t _{DVEL}	t _{os}	Data Setup Time	2		μs
t _{GHAX}	t _{AH}	Address Hold Time	0		μs
t _{EHDX}	t _{DH}	Data Hold Time	2		μs
t _{GHOZ}	t _{DFP}	Output Enable to Output Float Delay	0	130	ns
t _{vPS}	t _{vps}	V _{PP} Setup Time	2	٠	μs
t _{ELEH1}	t _{PW}	PGM Program Pulse Width	95	105	μs
t _{vcs}	t _{vos}	V _∞ Setup Time	2		μs
t _{ELPL}	t _{ces}	CE Setup Time	2		μs
t _{GLQV}	t _{oe}	Data Valid from OE		150	ns


Notes:

- 1. V_{cc} must be applied simultaneously or before V_{pp} , and removed simultaneously or after V_{pp} .
- When programming the Am27C4096, a 0.1-μF capacitor is required across V_{PP} and ground to suppress spurious voltage transients that may damage the device.
- 3. Programming characteristics are sampled but not 100% tested at worst-case conditions.

■ 0257528 0030544 9 ■AMD4

ADV MICRO (MEMORY)

FLASHRITE PROGRAMMING ALGORITHM WAVEFORM (Notes 1 and 2)



Notes:

14971-006B

- 1. The input timing reference level is 0.8 V for a $V_{\rm IL}$ and 2.0 V for a $V_{\rm IH}$
- 2. toe and topp are characteristics of the device but must be accommodated by the programmer.