

128K x 8 High Speed CMOS Static RAM

Features

- Fast access times: 10, 12, 15, 20 ns
- Fast output enable (t_{DOE}) for cache applications
- Low active power -500 mW (Typical)
- Drives a 50 pF load vs. 30 pF industry-standard load
- Low standby power
- Fully static operation, no clock or refresh required
- TTL-compatible inputs and outputs
- Single +5V power supply
- Packaged in industry-standard 32-Pin SOJ and 32-pin TSOP¹
- Commercial and industrial temperature range

Functional Description

The Aptos AP9A107B is a high speed, low power, 128K word by 8-bit CMOS static RAM. It is fabricated using


Aptos' high-performance CMOS, double metal technology. This highly reliable process coupled with innovative circuit design techniques, yields access times as fast as 10 ns (Max).

When Chip Enable (\overline{CE}_1) is HIGH, or CE_2 is LOW, the device assumes a standby mode at which the power dissipation can be reduced down to 75 mW (max.) at CMOS input levels.

Easy memory expansion is provided by using asserted LOW \overline{CE}_1 , asserted HIGH CE_2 , and asserted LOW output enable inputs (\overline{OE}). The asserted LOW Write Enable (\overline{WE}) controls both writing and reading of the memory.

The AP9A107B is pin-compatible with other 128K x 8 SRAMs in the SOJ, and TSOP package.

Block Diagram



9A107B-1

Pin Configurations

32-Pin SOJ TOP VIEW

NC	1	32	V _{CC}
A ₆	2	31	A ₇
A ₅	3	30	CE ₂
A ₄	4	29	WE
A ₃	5	28	A ₈
A ₂	6	27	A ₉
A ₁	7	26	A ₁₀
A ₀	8	25	A ₁₁
A ₁₆	9	24	OE
A ₁₅	10	23	A ₁₂
A ₁₄	11	22	CE ₁
A ₁₃	12	21	I/O ₇
I/O ₀	13	20	I/O ₆
I/O ₁	14	19	I/O ₅
I/O ₂	15	18	I/O ₄
GND	16	17	I/O ₃

9A107B-2

32-Pin TSOP TOP VIEW

A ₁₁	25	24	OE
A ₁₀	26	23	A ₁₂
A ₉	27	22	CE ₁
A ₈	28	21	I/O ₇
WE	29	20	I/O ₆
CE ₂	30	19	I/O ₅
A ₇	31	18	I/O ₄
V _{CC}	32	17	I/O ₃
NC	1	16	GND
A ₆	2	15	I/O ₂
A ₅	3	14	I/O ₁
A ₄	4	13	I/O ₀
A ₃	5	12	A ₁₃
A ₂	6	11	A ₁₄
A ₁	7	10	A ₁₅
A ₀	8	9	A ₁₆

9A107B-3

Selection Guide

	AP9A107B-10	AP9A107B-12	AP9A107B-15	AP9A107B-20
Maximum Access Time (ns)	10	12	15	20
Maximum Operating Current (mA)	140	120	115	110
Maximum Standby Current (mA)	15	15	15	15

Note:

1. 10 ns device available in SOJ, only.

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature..... -65°C to +150°C

Ambient Temperature

with Power Applied..... -55°C to +125°C

V_{CC} Supply Relative to GND -1.0 V to +7.0 V

Voltage on Any Pin Relative to GND -0.5 V to V_{CC} +0.5 V

Short Circuit Output Current² ±50 mA

Power Dissipation 1.0 W



Electrical Characteristics Over the Operating Range (0 °C ≤ T_A ≤ 70 °C, $V_{CC} = 5V \pm 10\%$) -Commercial

Symbol	Parameter	Test Conditions	9A107B-10		9A107B-12		9A107B-15		9A107B-20		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
I_{CC1}	Dynamic Operating Current	$V_{CC} = \text{Max.}$, $I_{OUT} = 0 \text{ mA}$, $\overline{CE}_1 = V_{IL}$ and $CE_2 = V_{IH}$, $f = f_{\text{max.}}$		140		120		115		110	mA
I_{CC2}	Operating Current	$V_{CC} = \text{Max.}$, $I_{OUT} = 0 \text{ mA}$, $\overline{CE}_1 = V_{IL}$ and $CE_2 = V_{IH}$, $f = 0$		90		90		90		90	mA
I_{SB1}	TTL Standby Current -TTL Inputs	$V_{CC} = \text{Max.}$, $V_{IN} = V_{IH}$ or V_{IL} , $\overline{CE}_1 = V_{IH}$ or $CE_2 = V_{IL}$, $f = f_{\text{max.}}$		30		30		30		30	mA
I_{SB2}	CMOS Standby Current -CMOS Inputs	$V_{CC} = \text{Max.}$, $\overline{CE}_1 \geq V_{CC} - 0.2V$, or $CE_2 \leq 0.2V$, $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2 \text{ V}$, $f = 0$		15		15		15		15	mA
I_{LI}	Input Leakage Current	$GND \leq V_{IN} \leq V_{CC}$	-1	1	-1	1	-1	1	-1	1	µA
I_{LO}	Output Leakage Current	$GND \leq V_{OUT} \leq V_{CC}$, Output Disabled	-1	1	-1	1	-1	1	-1	1	µA
V_{OH}	Output High Voltage	$V_{CC} = \text{Min.}$, $I_{OH} = -4.0 \text{ mA}$	2.4		2.4		2.4		2.4		V
V_{OL}	Output Low Voltage	$V_{CC} = \text{Min.}$, $I_{OL} = 8.0 \text{ mA}$		0.4		0.4		0.4		0.4	V
V_{IH}	Input High Voltage		2.2	$V_{CC} + 0.5$	V						
V_{IL}	Input Low Voltage ³		-0.5	0.8	-0.5	0.8	-0.5	0.8	-0.5	0.8	V

Capacitance⁴

Symbol	Description	Max.	Unit
C_{IN}	Input Capacitance	5	pF
C_{IO}	I/O Capacitance	5	pF

AC Test Loads and Waveforms^{5, 6}



Equivalent to: Thevenin Equivalent
167 Ω

Output O —————— 1.73V 9A107B-6

Notes:

2. No more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.

3. $V_{IL} = -3.0 \text{ V}$ for pulse width less than 3 ns.

4. Tested initially and after any design or process changes that may effect these parameters.

5. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 - 3.0 V and output loading specified in AC Test Loads and Waveforms Figure (a).

6. Tested with the load in AC Test Loads and Waveforms Figure (b). Transition is measured ±500mV from steady state voltage.

Electrical Characteristics Over the Operating Range (-40 °C ≤ T_A ≤ 85 °C, V_{CC} = 5V ±10%) -Industrial

Symbol	Parameter	Test Conditions	9A107B-12		9A107B-15		9A107B-20		
			Min.	Max.	Min.	Max.	Min.	Max.	
I _{CC1}	Dynamic Operating Current	V _{CC} = Max., I _{OUT} = 0 mA, CE ₁ = V _{IL} and CE ₂ = V _{IH} , f = fmax.		150		140		130	mA
I _{CC2}	Operating Current	V _{CC} = Max., I _{OUT} = 0 mA, CE ₁ = V _{IL} and CE ₂ = V _{IH} , f = 0		100		100		100	mA
I _{SB1}	TTL Standby Current -TTL Inputs	V _{CC} = Max., V _{IN} = V _{IH} or V _{IL} , CE ₁ ≥ V _{IH} or CE ₂ = V _{IL} , f=fmax.		40		40		40	mA
I _{SB2}	CMOS Standby Current -CMOS Inputs	V _{CC} = Max., CE ₁ ≥ V _{CC} -0.2V, or CE ₂ ≤ 0.2V, V _{IN} ≥ V _{CC} -0.2V or V _{IN} ≤ 0.2 V, f = 0		20		20		20	mA
I _{LI}	Input Leakage Current	GND ≤ V _{IN} ≤ V _{CC}	-1	1	-1	1	-1	1	µA
I _{LO}	Output Leakage Current	GND ≤ V _{OUT} ≤ V _{CC} , Output Disabled	-1	1	-1	1	-1	1	µA
V _{OH}	Output High Voltage	V _{CC} = Min., I _{OH} = - 4.0 mA	2.4		2.4		2.4		V
V _{OL}	Output Low Voltage	V _{CC} = Min., I _{OL} = 8.0 mA		0.4		0.4		0.4	V
V _{IH}	Input High Voltage		2.2	V _{CC} +0.5	2.2	V _{CC} +0.5	2.2	V _{CC} +0.5	V
V _{IL}	Input Low Voltage ³		-0.5	0.8	-0.5	0.8	-0.5	0.8	V

■ 9009020 0000359 756 ■

Switching Characteristics Over the Operating Range ^{7, 8, 9, 10}

Parameter	Description	9A107B-10		9A107B-12		9A107B-15		9A107B-20		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<i>Read Cycle</i>										
t _{RC}	Read Cycle Time	10		12		15		20		ns
t _{AA}	Address Access Time		10		12		15		20	ns
t _{OHA}	Output Hold Time	3		3		3		3		ns
t _{ACE1, ACE2}	CE ₁ , CE ₂ Access Time		10		12		15		20	ns
t _{DOE}	OE Access Time		4		5		7		8	ns
t _{LZOE}	OE to Low-Z Output	0		0		0		0		ns
t _{HZOE} ⁶	OE to High-Z Output		4		5		6		7	ns
t _{LZCE1, LZCE2}	CE ₁ , CE ₂ to Low-Z Output	3		3		3		3		ns
t _{HZCE1, HZCE2}	CE ₁ , CE ₂ to High-Z Output		4		6		8		9	ns
t _{PU}	CE ₁ , CE ₂ to Power Up	0		0		0		0		ns
t _{PD}	CE ₁ , CE ₂ to Power Down		10		12		15		20	ns
<i>Write Cycle</i> ¹¹										
t _{WC}	Write Cycle Time	10		12		15		20		ns
t _{SCE1, SCE2}	CE ₁ , CE ₂ to Write End	8		8		10		12		ns
t _{AW}	Address to Set-up Time to Write End	8		8		10		12		ns
t _{HA}	Address Hold to Write End	0		0		0		0		ns
t _{SA}	Address Set-up Time	0		0		0		0		ns
t _{PWE1} ¹²	WE Pulse Width (OE =HIGH)	8		8		10		12		ns
t _{PWE2}	WE Pulse Width (OE =LOW)	10		12		12		15		ns
t _{SD}	Data Set-up to Write End	6		6		7		10		ns
t _{HD}	Data Hold from Write End	0		0		0		0		ns
t _{HZWE} ⁶	WE LOW to High-Z Output		6		6		7		9	ns
t _{LZWE}	WE HIGH to Low-Z Output	2		2		2		2		ns

Notes:

7. WE is HIGH for a Read Cycle.
 8. The device is continuously selected. OE, CE₁ = V_{IL}, CE₂ = V_{IH}.
 9. Address is valid prior to or coincident with CE LOW transitions.
 10. I/O will assume the High-Z state if OE ≥ V_{IH}.
 11. The internal write time is defined by the overlap of CE₁ LOW,

CE₂ HIGH and WE LOW. All signals must be in valid states to initiate a write, but any signal can be deasserted to terminate the write. The Data Input Set-up and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.

12. Tested with OE HIGH.

Pin Descriptions

A₀ - A₁₆: Address Inputs

These 17 address inputs select one of the 131,072 8-bit words in the RAM.

CE₁: Chip Enable 1 Input

\overline{CE}_1 is asserted LOW. The Chip Enable 1 is asserted LOW to read from or write to the device. If Chip Enable 1 is deasserted, the device is deselected and is in a standby power mode. The I/O pins will be in the high-impedance state when the device is deselected.

CE₂: Chip Enable 2 Input

CE_2 is asserted HIGH. The Chip Enable 2 is asserted HIGH to read from or write to the device. If Chip Enable 2 is deasserted, the device is deselected and is in a standby power mode. The I/O pins will be in the high-impedance state when the device is deselected.

OE: Output Enable Input

The Output Enable input is asserted LOW. If the Output Enable is asserted LOW while \overline{CE}_1 is asserted (LOW) and CE_2 is asserted (HIGH) and \overline{WE} is deasserted (HIGH), data from the SRAM will be present on the I/O pins. The I/O pins will be in the high-impedance state when \overline{OE} is deasserted.

WE: Write Enable Input


The Write Enable input is asserted LOW and controls read and write operations. When \overline{CE}_1 and \overline{WE} are both asserted (LOW) and CE_2 is asserted (HIGH) input data present on the I/O pins will be written into the selected memory location.

I/O₀ - I/O₇: Common Input/Output Pins

GND: Ground


Switching Waveforms

Read Cycle No. 1 (\overline{CE}_1 = LOW, CE_2 = HIGH, \overline{OE} = LOW, \overline{WE} = HIGH)




9A107B-7


Read Cycle No. 2 (\overline{WE} = HIGH)




9A107B-8

Switching Waveforms (continued)
Write Cycle No.1 (\overline{CE}_1 , or CE_2 controlled, \overline{OE} is HIGH or LOW: \overline{CE}_1 or CE_2 Terminates Write)


9A107B-9

Write Cycle No.2 (WE controlled, \overline{OE} is HIGH, \overline{CE}_1 is LOW, and CE_2 is HIGH: WE Terminates Write)


9A107B-10

Write Cycle No.3 (WE controlled, \overline{OE} is LOW, CE_2 is HIGH, \overline{CE}_1 is LOW: WE Terminates Write)


9A107B-11



Truth Table

Mode	WE	CE₁	CE₂	OE	I/O	I_{CC}
Standby	X	H	X	X	High-Z	I _{SB1} , I _{SB2}
Standby	X	X	L	X	High-Z	I _{SB1} , I _{SB2}
Selected/Output Disabled	H	L	H	H	High-Z	I _{CC1} , I _{CC2}
Read	H	L	H	L	D _{OUT}	I _{CC1} , I _{CC2}
Write	L	L	H	X	D _{IN}	I _{CC1} , I _{CC2}


Ordering Information

Speed	Part Number	Package Name	Package Type	Temperature Range
10	AP9A107B-10VC	V32.1	32-Pin (400-Mil) Small Outline J-Bend	Commercial
12	AP9A107B-12VC	V32.1	32-Pin (400-Mil) Small Outline J-Bend	Commercial
	AP9A107B-12VI	V32.1	32-Pin (400-Mil) Small Outline J-Bend	Industrial
	AP9A107B-12TC	T32.2	32-Pin Thin Small Outline Package	Commercial
15	AP9A107B-15VC	V32.1	32-Pin (400-Mil) Small Outline J-Bend	Commercial
	AP9A107B-15VI	V32.1	32-Pin (400-Mil) Small Outline J-Bend	Industrial
	AP9A107B-15TC	T32.2	32-Pin Thin Small Outline Package	Commercial
20	AP9A107B-20VC	V32.1	32-Pin (400-Mil) Small Outline J-Bend	Commercial
	AP9A107B-20VI	V32.1	32-Pin (400-Mil) Small Outline J-Bend	Industrial
	AP9A107B-20TC	T32.2	32-Pin Thin Small Outline Package	Commercial




Document # DS-00010-Rev B

T28.1 - 28-Pin Thin Small Outline Package (TSOP)

T32.1 - 32-Pin Thin Small Outline Package (TSOP)


T44.1 - 44-Pin (400-Mil) Thin Small Outline Package (TSOP)



Measurements are in Millimeters unless otherwise specified. $(\frac{\text{MAX}}{\text{MIN}})$

V28.1 - 28-Pin (300-Mil) Small Outline J-Bend (SOJ)

V32.1 - 32-Pin (400-Mil) Small Outline J-Bend (SOJ)

V44.1 - 44-Pin (400-Mil) Small Outline J-Bend (SOJ)


■ 9009020 0000373 026 ■