

# PowerMOS transistor Logic level TOPFET

**BUK106-50L/S  
BUK106-50LP/SP**

## DESCRIPTION

Monolithic temperature and overload protected logic level power MOSFET in a 5 pin plastic envelope, intended as a general purpose switch for automotive systems and other applications.

## APPLICATIONS

General controller for driving

- lamps
- motors
- solenoids
- heaters

## FEATURES

- Vertical power DMOS output stage
- Low on-state resistance
- Logic and protection supply from separate pin
- Low operating supply current
- Overload protection against over temperature
- Overload protection against short circuit load
- Latched overload protection reset by protection supply
- Protection circuit condition indicated by flag pin
- 5 V logic compatible input level
- Separate input pin for higher frequency drive
- ESD protection on input, flag and protection supply pins
- Over voltage clamping for turn off of inductive loads
- Both linear and switching operation are possible

## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	Continuous drain source voltage	50	V
$I_D$	Continuous drain current	50	A
$P_{tot}$	Total power dissipation	125	W
$T_J$	Continuous junction temperature	150	°C
$R_{DS(on)}$	Drain-source on-state resistance		
	$V_{IS} = 5 \text{ V}$	35	$\text{m}\Omega$
	$V_{IS} = 8 \text{ V}$	28	$\text{m}\Omega$
SYMBOL	PARAMETER	NOM.	UNIT
$V_{PSN}$	Protection supply voltage		
	BUK106-50L BUK106-50S	5 10	V V

## FUNCTIONAL BLOCK DIAGRAM




Fig.1. Elements of the TOPFET.

## PINNING - SOT263

PIN	DESCRIPTION
1	input
2	flag
3	drain
4	protection supply
5	source
tab	drain

## PIN CONFIGURATION




Fig. 2. For lead-form option,  
see MECHANICAL DATA and  
ORDERING INFORMATION

## SYMBOL




Fig. 3.

# PowerMOS transistor

## Logic level TOPFET

BUK106-50L/S  
BUK106-50LP/SP

### LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DSS}$	<b>Voltages</b> Continuous off-state drain source voltage <sup>1</sup>	$V_{IS} = 0 \text{ V}$	-	50	V
$V_{IS}$	Continuous input voltage		0	11	V
$V_{FS}$	Continuous flag voltage		0	11	V
$V_{PS}$	Continuous supply voltage		0	11	V
<b>Currents</b>			-	8	A
$I_D$	Continuous drain current		-	50	A
$I_D$	Continuous drain current		-	31	A
$I_{DRM}$	Repetitive peak on-state drain current		-	200	A
<b>Thermal</b>			-	45	
$P_{tot}$	Total power dissipation	$T_{mb} = 25 \text{ }^\circ\text{C}$	-	125	W
$T_{sig}$	Storage temperature	$T_{mb} \leq 100 \text{ }^\circ\text{C}$	-55	150	$^\circ\text{C}$
$T_j$	Junction temperature <sup>2</sup>	$T_{mb} \leq 25 \text{ }^\circ\text{C}$	-	150	$^\circ\text{C}$
$T_{sold}$	Lead temperature	continuous during soldering	-	250	$^\circ\text{C}$

### OVERLOAD PROTECTION LIMITING VALUES

With the protection supply connected, TOPFET can protect itself from two types of overload - over temperature and short circuit load.

An n-MOS transistor turns on between the input and source to quickly discharge the power MOSFET gate capacitance.

For internal overload protection to remain latched while the control circuit is high, external series input resistance must be provided. Refer to INPUT CHARACTERISTICS.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{PSP}$	Protection supply voltage <sup>3</sup>	$V_{IS} = 0 \text{ V}$ for valid protection <b>BUK106-50L</b> <b>BUK106-50S</b>	8	5	-
			4.4	4	-
$V_{DDP(T)}$	Over temperature protection Protected drain source supply voltage	$V_{PS} = V_{PSN}$ $V_{IS} = 10 \text{ V}; R_i \geq 2 \text{ k}\Omega$ $V_{IS} = 5 \text{ V}; R_i \geq 1 \text{ k}\Omega$	-	50	V
			-	50	V
$V_{DDP(P)}$	Short circuit load protection Protected drain source supply voltage <sup>4</sup>	$V_{PS} = V_{PSN}; L \leq 10 \mu\text{H}$ $V_{IS} = 10 \text{ V}; R_i \geq 2 \text{ k}\Omega$ $V_{IS} = 5 \text{ V}; R_i \geq 1 \text{ k}\Omega$	-	24	V
			-	45	V
$P_{DSM}$	Instantaneous overload dissipation	-	-	4	kW

### ESD LIMITING VALUE

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_c$	Electrostatic discharge capacitor voltage	Human body model; $C = 250 \text{ pF}; R = 1.5 \text{ k}\Omega$	-	2	kV

1 Prior to the onset of overvoltage clamping. For voltages above this value, safe operation is limited by the overvoltage clamping energy.

2 A higher  $T_j$  is allowed as an overload condition but at the threshold  $T_{j(TO)}$ , the over temperature trip operates to protect the switch.

3 The minimum supply voltage required for correct operation of the overload protection circuits.

4 The device is able to self-protect against a short circuit load providing the drain-source supply voltage does not exceed  $V_{DDP(P)}$  maximum.  
For further information, refer to OVERLOAD PROTECTION CHARACTERISTICS.

**PowerMOS transistor  
Logic level TOPFET**
**BUK106-50L/S  
BUK106-50LP/SP**
**OVERVOLTAGE CLAMPING LIMITING VALUES**

At a drain source voltage above 50 V the power MOSFET is actively turned on to clamp overvoltage transients.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$I_{D\text{RRM}}$	Repetitive peak clamping drain current	$R_{IS} \geq 100 \Omega^1$	-	50	A
$E_{DSM}$	Non-repetitive inductive turn-off energy <sup>2</sup>	$I_{DM} = 27 \text{ A}; R_{IS} \geq 100 \Omega$	-	1	J
$E_{DRM}$	Repetitive inductive turn-off energy	$R_{IS} \geq 100 \Omega; T_{mb} \leq 85^\circ\text{C}$ $I_{DM} = 16 \text{ A}; V_{DD} \leq 20 \text{ V}$ $f = 250 \text{ Hz}$	-	80	mJ
$I_{DIRM}$	Repetitive peak drain to input current <sup>3</sup>	$R_{IS} = 0 \Omega; t_p \leq 1 \text{ ms}$	-	50	mA

**REVERSE DIODE LIMITING VALUE**

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$I_S$	Continuous forward current	$T_{mb} = 25^\circ\text{C}$ $V_{IS} = V_{PS} = V_{FS} = 0 \text{ V}$	-	50	A

**THERMAL CHARACTERISTICS**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th,j-mb}$	Thermal resistance Junction to mounting base	-	-	0.8	1.0	K/W
$R_{th,j-a}$	Junction to ambient in free air	-	-	60	-	K/W

**STATIC CHARACTERISTICS**
 $T_{mb} = 25^\circ\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(CL)DSR}$	Drain-source clamping voltage	$R_{IS} = 100 \Omega; I_D = 10 \text{ mA}$	50	-	65	V
$V_{(CL)DSR}$	Drain-source clamping voltage	$R_{IS} = 100 \Omega; I_{DM} = 1 \text{ A}; t_p \leq 300 \mu\text{s}; \delta \leq 0.01$	50	-	70	V
$I_{oss}$	Zero input voltage drain current	$V_{DS} = 12 \text{ V}; V_{IS} = 0 \text{ V}$	-	0.5	10	$\mu\text{A}$
$I_{DSR}$	Drain source leakage current	$V_{DS} = 50 \text{ V}; R_{IS} = 100 \Omega$	-	1	20	$\mu\text{A}$
$I_{DSR}$	Drain source leakage current	$V_{DS} = 40 \text{ V}; R_{IS} = 100 \Omega$	-	10	100	$\mu\text{A}$
$R_{DS(on)}$	Drain-source on-state resistance	$T_J = 125^\circ\text{C}$	-	22	28	$\text{m}\Omega$
		$I_{DM} = 25 \text{ A}; t_p \leq 300 \mu\text{s}; \delta \leq 0.01$	-	28	35	$\text{m}\Omega$
		$V_{IS} = 8 \text{ V}$	-			
		$V_{IS} = 5 \text{ V}$	-			

<sup>1</sup> The input pin must be connected to the source pin by a specified external resistance to allow the power MOSFET gate source voltage to become sufficiently positive for active clamping. Refer to INPUT CHARACTERISTICS.

<sup>2</sup> While the protection supply voltage is connected, during overvoltage clamping it is possible that the overload protection may operate at energies close to the limiting value. Refer to OVERLOAD PROTECTION CHARACTERISTICS.

<sup>3</sup> Shorting the input to source with low resistance inhibits the internal overvoltage protection by preventing the power MOSFET gate source voltage becoming positive.

**PowerMOS transistor  
Logic level TOPFET**

BUK106-50L/S  
BUK106-50LP/SP

### OVERLOAD PROTECTION CHARACTERISTICS

With adequate protection supply voltage TOPFET detects when one of the overload thresholds is exceeded.

Provided there is adequate input series resistance it switches off and remains latched off until reset by the protection supply pin.

Refer also to OVERLOAD PROTECTION LIMITING VALUES and INPUT CHARACTERISTICS.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$E_{DS(TO)}$ $t_{d sc}$	<b>Short circuit load protection<sup>1</sup></b> Overload threshold energy Response time	$V_{PS} = V_{PSN}^2$ , $T_{mb} = 25^\circ C$ ; $L \leq 10 \mu H$ $V_{DD} = 13 V$ ; $V_{IS} = 10 V$ $V_{DD} = 13 V$ ; $V_{IS} = 10 V$	-	550 0.4	-	mJ ms
$T_{j(TO)}$	<b>Over temperature protection</b> Threshold junction temperature	$V_{PS} = V_{PSN}$ from $I_D \geq 2.5 A^3$	150	-	-	°C

### TRANSFER CHARACTERISTICS

$T_{mb} = 25^\circ C$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$g_{fs}$	Forward transconductance	$V_{DS} = 12 V$ ; $I_{DM} = 25 A$ $t_p \leq 300 \mu s$ ; $\delta \leq 0.01$	17	28	-	S
$I_D$	Drain current <sup>4</sup>	$V_{DS} = 13 V$ ; $V_{IS} = 5 V$ $V_{IS} = 10 V$	-	80 160	-	A A

### PROTECTION SUPPLY CHARACTERISTICS

$T_{mb} = 25^\circ C$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_{PS}$ , $I_{PSL}$	<b>Protection supply</b> Protection supply current	normal operation or protection latched <b>BUK106-50L</b> <b>BUK106-50S</b>	-	0.2	0.35	mA
$V_{PSR}$	Protection reset voltage <sup>5</sup>	$V_{PS} = 5 V$ $V_{PS} = 10 V$ $T_j = 150^\circ C$	1.5 1.0	2.5 -	3.5 -	V V
$V_{(CL)PS}$	Protection clamp voltage	$I_p = 1.35 mA$	11	13	-	V

### REVERSE DIODE CHARACTERISTICS

$T_{mb} = 25^\circ C$

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{SDS}$	Forward voltage	$I_s = 20 A$ ; $V_{IS} = V_{PS} = V_{FS} = 0 V$ ; $t_p = 300 \mu s$	-	0.9	1.2	V
$t_{rr}$	Reverse recovery time	not applicable <sup>6</sup>	-	-	-	-

<sup>1</sup> The short circuit load protection is able to save the device providing the instantaneous on-state dissipation is less than the limiting value for  $P_{DSM}$  which is always the case when  $V_{DS}$  is less than  $V_{DSP}$  maximum.

<sup>2</sup> At the appropriate nominal protection supply voltage for each type. Refer to QUICK REFERENCE DATA.

<sup>3</sup> The over temperature protection feature requires a minimum on-state drain source voltage for correct operation. The specified minimum  $I_o$  ensures this condition.

<sup>4</sup> During overload condition. Refer also to OVERLOAD PROTECTION LIMITING VALUES and CHARACTERISTICS.

<sup>5</sup> The supply voltage below which the overload protection circuits will be reset.

<sup>6</sup> The reverse diode of this type is not intended for applications requiring fast reverse recovery.

**PowerMOS transistor**  
**Logic level TOPFET**
**BUK106-50L/S**  
**BUK106-50LP/SP**
**INPUT CHARACTERISTICS** $T_{mb} = 25^\circ\text{C}$  unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{IS(TO)}$	<b>Normal operation</b>					
$I_{IS}$	Input threshold voltage	$V_{DS} = 5 \text{ V}; I_D = 1 \text{ mA}$ $T_{mb} = 150^\circ\text{C}$	1.0 0.5	1.5 -	2.0 -	V
$V_{(CL)IS}$	Input current Input clamp voltage	$V_{IS} = 10 \text{ V}$ $I_I = 1 \text{ mA}$	- 11	10 13	100 -	nA V
$R_{ISL}$	<b>Overload protection latched</b>					
	Input resistance <sup>1</sup>	$V_{PS} = 5 \text{ V}$ $I_I = 5 \text{ mA};$ $T_{mb} = 150^\circ\text{C}$ $V_{PS} = 10 \text{ V}$ $I_I = 5 \text{ mA};$ $T_{mb} = 150^\circ\text{C}$	- - - -	55 95 35 60	- - - -	$\Omega$ $\Omega$ $\Omega$ $\Omega$
$R_{IS}$	<b>Application information</b> External input resistances for internal overvoltage clamping <sup>2</sup>	(see figure 29) $R_i = \infty \Omega; V_{DS} > 30 \text{ V}$	100	-	-	$\Omega$
$R_I$	internal overload protection <sup>3</sup>	$R_{IS} = \infty \Omega; V_{II} = 5 \text{ V}$ $V_{II} = 10 \text{ V}$	1 2	- -	- -	k $\Omega$ k $\Omega$

**SWITCHING CHARACTERISTICS** $T_{mb} = 25^\circ\text{C}; R_I = 50 \Omega; R_{IS} = 50 \Omega$  (see figure 29); resistive load  $R_L = 10 \Omega$ . For waveforms see figure 28.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 15 \text{ V}; V_{IS}: 0 \text{ V} \Rightarrow 10 \text{ V}$	-	10	-	ns
$t_r$	Rise time		-	35	-	ns
$t_{d(off)}$	Turn-off delay time	$V_{DD} = 15 \text{ V}; V_{IS}: 10 \text{ V} \Rightarrow 0 \text{ V}$	-	280	-	ns
$t_f$	Fall time		-	120	-	ns

**CAPACITANCES** $T_{mb} = 25^\circ\text{C}; f = 1 \text{ MHz}$ 

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$C_{iss}$	Input capacitance	$V_{DS} = 25 \text{ V}; V_{IS} = 0 \text{ V}$	-	1250	1800	pF
$C_{oss}$	Output capacitance	$V_{DS} = 25 \text{ V}; V_{IS} = 0 \text{ V}$	-	650	1000	pF
$C_{rss}$	Reverse transfer capacitance	$V_{DS} = 25 \text{ V}; V_{IS} = 0 \text{ V}$	-	150	250	pF
$C_{ps0}$	Protection supply pin capacitance	$V_{PS} = 10 \text{ V}$	-	30	-	pF
$C_{fso}$	Flag pin capacitance	$V_{FS} = 10 \text{ V}; V_{PS} = 0 \text{ V}$	-	20	-	pF

<sup>1</sup> The resistance of the internal transistor which discharges the power MOSFET gate capacitance when overload protection operates.

The external drive circuit should be such that the input voltage does not exceed  $V_{IS(TO)}$  minimum when the overload protection has operated. Refer also to figure for latched input characteristics.

<sup>2</sup> Applications using a lower value for  $R_{IS}$  would require external overvoltage protection.

<sup>3</sup> For applications requiring a lower value for  $R_I$ , an external overload protection strategy is possible using the flag pin to 'tell' the control circuit to switch off the input.

**PowerMOS transistor  
Logic level TOPFET**
**BUK106-50L/S  
BUK106-50LP/SP**
**FLAG DESCRIPTION**

The flag pin provides a means to detect the presence of the protection supply and indicate the state of the overload detectors. The flag is the open drain of an n-MOS transistor and requires an external pull-up resistor<sup>1</sup>. It is suitable for both 5 V and 10 V logic. Flag may be used to implement an external protection strategy<sup>2</sup> for applications which require low input drive impedance.

**TRUTH TABLE**

CONDITION	DESCRIPTION	FLAG
NORMAL	Normal operation and adequate protection supply voltage	LOGIC LOW
OVER TEMP.	Over temperature detected	LOGIC HIGH
SHORT CIRCUIT	Overload condition detected	LOGIC HIGH
SUPPLY FAULT	Inadequate protection supply voltage	LOGIC HIGH

**FLAG CHARACTERISTICS**

$T_{mb} = 25^\circ\text{C}$  unless otherwise stated

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{FS}$ $I_{FSS}$	Flag 'low' Flag voltage Flag saturation current	normal operation $I_F = 1.6 \text{ mA}$ $V_{FS} = 10 \text{ V}$	- -	0.15 15	0.4 -	V mA
$I_{FS}$ $V_{PSF}$	Flag 'high' Flag leakage current Protection supply threshold voltage	overload or fault $V_{FS} = 10 \text{ V}$ $V_{FF} = 5 \text{ V}$ ; $R_F = 3 \text{ k}\Omega$ ; <b>BUK106-50L</b> <b>BUK106-50S</b>	- -	- 2.5 3.3	10 3.3 4.2	$\mu\text{A}$ V V
$V_{(CL)FS}$	Flag clamping voltage	$I_F = 1 \text{ mA}$ ; $V_{PS} = 0 \text{ V}$	11	13	-	V
$R_F$	Application information Suitable external pull-up resistance	$V_{FF} = 5 \text{ V}$ $V_{FF} = 10 \text{ V}$	1 2	10 20	50 100	$\text{k}\Omega$ $\text{k}\Omega$

**ENVELOPE CHARACTERISTICS**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$L_d$	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
$L_d$	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
$L_s$	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH

1 Even if the flag pin is not used, it is recommended that it is connected to the protection supply via a pull-up resistor. It should not be left floating.

2 Low pass filtering of the flag signal may be advisable to prevent false tripping.

**PowerMOS transistor  
Logic level TOPFET**

**BUK106-50L/S  
BUK106-50LP/SP**




Fig.4. Normalised limiting power dissipation.  
 $P_D\% = 100 \cdot P_D/P_D(25^\circ\text{C}) = f(T_{mb})$




Fig.7. Transient thermal impedance.  
 $Z_{th,j-mb} = f(t); \text{parameter } D = t_p/T$




Fig.5. Normalised continuous drain current.  
 $I_D\% = 100 \cdot I_D/I_D(25^\circ\text{C}) = f(T_{mb}); \text{conditions: } V_{IS} = 5\text{ V}$




Fig.8. Typical output characteristics,  $T_j = 25^\circ\text{C}$ .  
 $ID = f(V_{DS}); \text{parameter } V_{IS}, t_p = 250\ \mu\text{s} \& t_p < t_{dsc}$




Fig.6. Safe operating area,  $T_{mb} = 25^\circ\text{C}$   
 $I_D \& I_{DM} = f(V_{DS}); I_{DM} \text{ single pulse}; \text{parameter } t_p$




Fig.9. Typical on-state characteristics,  $T_j = 25^\circ\text{C}$ .  
 $I_D = f(V_{DS}); \text{parameter } V_{IS}, t_p = 250\ \mu\text{s}$

**PowerMOS transistor**  
**Logic level TOPFET**

**BUK106-50L/S**  
**BUK106-50LP/SP**




Fig.10. Typical on-state resistance,  $T_j = 25^\circ\text{C}$ .  
 $R_{DS(ON)} = f(I_D)$ ; parameter  $V_{IS}$ ;  $t_p = 250\ \mu\text{s}$




Fig.13. Normalised drain-source on-state resistance.  
 $a = R_{DS(ON)}/R_{DS(ON)25^\circ\text{C}} = f(T_j)$ ;  $I_D = 25\ \text{A}$ ,  $V_{IS} \geq 5\ \text{V}$




Fig.11. Typical transfer characteristics,  $T_j = 25^\circ\text{C}$ .  
 $I_D = f(V_{DS})$ ; conditions:  $V_{DS} = 12\ \text{V}$ ;  $t_p = 250\ \mu\text{s}$




Fig.14. Typical over temperature protection threshold  
 $T_j(To) = f(V_{DS})$ ; conditions:  $V_{DS} > 0.1\ \text{V}$




Fig.12. Typical transconductance,  $T_j = 25^\circ\text{C}$ .  
 $g_{fs} = f(I_D)$ ; conditions:  $V_{DS} = 12\ \text{V}$ ;  $t_p = 250\ \mu\text{s}$




Fig.15. Normalised limiting overload dissipation.  
 $P_{DSM\%} = 100 \cdot P_{DSM}/P_{DSM}(25^\circ\text{C}) = f(T_{mb})$

# PowerMOS transistor

## Logic level TOPFET

BUK106-50L/S  
BUK106-50LP/SP




Fig.16. Maximum drain source supply voltage for SC load protection.  $V_{DDP(P)} = f(V_{IS})$ ;  $T_{mb} \leq 150^\circ\text{C}$




Fig.19. Typical overload protection characteristics. Conditions:  $V_{DD} = 13\text{ V}$ ;  $V_{PS} = V_{PSN}$ ;  $V_{IS} = 8\text{ V}$ ; SC load




Fig.17. Minimum protection supply voltage for SC load protection.  $V_{PS} = f(V_{IS})$ ;  $T_{mb} \geq 25^\circ\text{C}$




Fig.20. Typical overload protection energy,  $T_j = 25^\circ\text{C}$ .  $E_{SC(TO)} = f(V_{PS})$ ; conditions:  $V_{DS} = 13\text{ V}$ , parameter  $V_{IS}$




Fig.18. Typical overload protection characteristics.  $t_{d sc} = f(P_{DS})$ ; conditions:  $V_{PS} \geq V_{PSP}$ ;  $V_{IS} \geq 5\text{ V}$




Fig.21. Typical clamping characteristics,  $25^\circ\text{C}$ .  $I_D = f(V_{DS})$ ; conditions:  $R_{IS} = 100\Omega$ ;  $t_p \leq 50\mu\text{s}$

# PowerMOS transistor

## Logic level TOPFET

BUK106-50L/S  
BUK106-50LP/SP




Fig.22. Input threshold voltage.  
 $V_{IS(TO)} = f(T_J)$ ; conditions:  $I_D = 1 \text{ mA}$ ;  $V_{DS} = 5 \text{ V}$




Fig.25. Typical reverse diode current,  $T_J = 25^\circ\text{C}$ .  
 $I_S = f(V_{SD})$ ; conditions:  $V_{IS} = 0 \text{ V}$ ;  $t_p = 250 \mu\text{s}$




Fig.23. Typical DC protection supply characteristics.  
 $I_{PS} = f(V_{PS})$ ; normal or overload operation;  $T_J = 25^\circ\text{C}$




Fig.26. Normalised limiting clamping energy.  
 $E_{DSM}\% = f(T_{mb})$ ; conditions:  $I_D = 27 \text{ A}$




Fig.24. Typical latched input characteristics,  $25^\circ\text{C}$ .  
 $I_{ISL} = f(V_{IS})$ ; after overload protection latched




Fig.27. Clamping energy test circuit,  $R_{IS} = 100 \Omega$ .  
 $E_{DSM} = 0.5 \cdot L I_D^2 \cdot V_{(CL)DSR} / (V_{(CL)DSR} - V_{DD})$

# PowerMOS transistor

## Logic level TOPFET

BUK106-50L/S  
BUK106-50LP/SP




Fig.28. Typical resistive load switching waveforms.  
 $R_i = R_{IS} = 50 \Omega$ ;  $R_L = 10 \Omega$ ;  $V_{DD} = 15 V$ ;  $T_j = 25^\circ C$




Fig.31. Typical off-state leakage current.  
 $I_{DSR} = f(T_j)$ ; Conditions:  $V_{DS} = 40 V$ ;  $R_{IS} = 100 \Omega$ .




Fig.29. External input resistances  $R_i$  and  $R_{IS}$ , generator voltage  $V_{II}$  and input voltage  $V_{IS}$ .




Fig.32. Normalised protection supply current.  
 $I_{PS}/I_{PS,25^\circ C} = f(T_j)$ ;  $V_{PS} = V_{PSN}$




Fig.30. Typical capacitances,  $C_{iss}$ ,  $C_{oss}$ ,  $C_{rss}$ .  
 $C = f(V_{DS})$ ; conditions:  $V_{IS} = 0 V$ ;  $f = 1 MHz$