

# 2M x 8 Static RAM

#### **Features**

- · High speed
  - t<sub>AA</sub> = 10, 12 ns
- · Low active power
  - 990 mW (max.)
- Operating voltages of 3.3 ± 0.3V
- 2.0V data retention
- Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with CE<sub>1</sub> and CE<sub>2</sub> features
- Available in Pb-free and non Pb-free 54-pin TSOP II, non Pb-free 60-ball fine-pitch ball grid array (FBGA) package

## **Functional Description**


The CY7C1069AV33 is a high-performance CMOS Static RAM organized as 2,097,152 words by 8 bits. Writing to the device is accomplished by enabling the chip (by taking  $\overline{\text{CE}}_1$  LOW and  $\overline{\text{CE}}_2$  HIGH) and Write Enable (WE) inputs LOW.

Reading from the device is accomplished by enabling the chip  $(\overline{\text{CE}}_1 \text{ LOW})$  and  $(\overline{\text{CE}}_2 \text{ HIGH})$  as well as forcing the Output Enable  $(\overline{\text{OE}})$  LOW while forcing the Write Enable  $(\overline{\text{WE}})$  HIGH. See the truth table at the back of this data sheet for a complete description of Read and Write modes.

The input/output pins (I/O $_0$  through I/O $_7$ ) are placed in a high-impedance state when the device is deselected ( $\overline{\text{CE}}_1$  HIGH or  $\text{CE}_2$  LOW), the outputs are disabled ( $\overline{\text{OE}}$  HIGH), or during a Write operation ( $\overline{\text{CE}}_1$  LOW,  $\text{CE}_2$  HIGH, and WE LOW).

The CY7C1069AV33 is available in a 54-pin TSOP II package with center power and ground (revolutionary) pinout, and a 60-ball fine-pitch ball grid array (FBGA) package.

## Logic Block Diagram



# Pin Configurations<sup>[1, 2]</sup>

NC	
Note   Note	VCCC/OSSO7 443 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1




#### **Selection Guide**

	-10	-12	Unit
Maximum Access Time	10	12	ns
Maximum Operating Current	275	260	mA
Maximum CMOS Standby Current	50	50	mA

# Pin Configurations<sup>[1, 2]</sup>(continued)

### 60-ball FBGA

(Top View) 5



#### Notes:

- NC pins are not connected on the die.
   DNU pins have to be left floating or tied to VSS to ensure proper application.



# **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature ......-65°C to +150°C

Ambient Temperature with

Power Applied.....-55°C to +125°C

Supply Voltage on  $\rm V_{CC}$  to Relative  $\rm GND^{[3]}$  .... –0.5V to +4.6V

DC Voltage Applied to Outputs

in High-Z State<sup>[3]</sup>.....–0.5V to V<sub>CC</sub> + 0.5V

DC Input Voltage <sup>[3]</sup>	0.5V to V <sub>CC</sub> + 0.5V
Current into Outputs (LOW)	20 mA

### **Operating Range**

Range	Ambient Temperature	v <sub>cc</sub>
Commercial	0°C to +70°C	$3.3V \pm 0.3V$
Industrial	–40°C to +85°C	


### DC Electrical Characteristics Over the Operating Range

			-10		_	12	
Parameter	Description	Test Conditions	Min.	Max.	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC}$ = Min., $I_{OH}$ = -4.0 mA	2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	$V_{CC}$ = Min., $I_{OL}$ = 8.0 mA		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.0	$V_{CC} + 0.3$	2.0	$V_{CC} + 0.3$	V
V <sub>IL</sub>	Input LOW Voltage[3]		-0.3	0.8	-0.3	0.8	V
I <sub>IX</sub>	Input Leakage Current	$GND \le V_I \le V_{CC}$	<b>-1</b>	+1	<b>–1</b>	+1	μА
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_{OUT} \le V_{CC}$ , Output Disabled	<b>-1</b>	+1	<b>–</b> 1	+1	μΑ
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	$V_{CC} = Max.,$ $f = f_{MAX} = 1/t_{RC}$		275		260	mA
I <sub>SB1</sub>	Automatic CE Power-down Current —TTL Inputs	$CE_2 \le V_{IL}$ , $\underline{}$ $Max. V_{CC}$ , $\overline{CE_1} \ge V_{IH}$ $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ , $f = f_{MAX}$		70		70	mA
I <sub>SB2</sub>	Automatic CE Power-down Current —CMOS Inputs	$\begin{split} & \underbrace{\text{CE}_2} \leq 0.3\text{V},  \text{Max.}   \text{V}_{\text{CC}}, \\ & \text{CE}_1 \geq \text{V}_{\text{CC}} - 0.3\text{V}, \\ & \text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.3\text{V}, \\ & \text{or}   \text{V}_{\text{IN}} \leq 0.3\text{V},  \text{f} = 0 \end{split}$		50		50	mA

# Capacitance<sup>[4]</sup>

Parameter	Description	Test Conditions	TSOP II	FBGA	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C$ , $f = 1$ MHz, $V_{CC} = 3.3V$	6	8	pF
C <sub>OUT</sub>	I/O Capacitance		8	10	pF

#### AC Test Loads and Waveforms<sup>[5]</sup>



#### Notes:


- 3.  $V_{IL}$  (min.) = -2.0V for pulse durations of less than 20 ns.
- Tested initially and after any design or process changes that may affect these parameters.
   Valid SRAM operation does not occur until the power supplies have reached the minimum operating V<sub>DD</sub> (3.0V). As soon as 1ms (T<sub>power</sub>) after reaching the minimum operating V<sub>DD</sub>, normal SRAM operation can begin including reduction in V<sub>DD</sub> to the data retention (V<sub>CCDR</sub>, 2.0V) voltage.



# AC Switching Characteristics Over the Operating Range [7]

		_	10	_		
Parameter	Description	Min.	Max.	Min.	Max.	Unit
Read Cycle			•	I.		
t <sub>power</sub>	V <sub>CC</sub> (typical) to the First Access <sup>[8]</sup>	1		1		ms
t <sub>RC</sub>	Read Cycle Time	10		12		ns
t <sub>AA</sub>	Address to Data Valid		10		12	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		3		ns
t <sub>ACE</sub>	CE₁ LOW/CE₂ HIGH to Data Valid		10		12	ns
t <sub>DOE</sub>	OE LOW to Data Valid		5		6	ns
t <sub>LZOE</sub>	OE LOW to Low-Z <sup>[9]</sup>	1		1		ns
t <sub>HZOE</sub>	OE HIGH to High-Z <sup>[9]</sup>		5		6	ns
t <sub>LZCE</sub>	CE₁ LOW/CE₂ HIGH to Low-Z <sup>[9]</sup>	3		3		ns
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH/CE <sub>2</sub> LOW to High-Z <sup>[9]</sup>		5		6	ns
t <sub>PU</sub>	CE <sub>1</sub> LOW/CE <sub>2</sub> HIGH to Power-up <sup>[10]</sup>	0		0		ns
t <sub>PD</sub>	CE₁ HIGH/CE₂ LOW to Power-down <sup>[10]</sup>		10		12	ns
Write Cycle <sup>[10, 11]</sup>		•	•	•	•	•
t <sub>WC</sub>	Write Cycle Time	10		12		ns
t <sub>SCE</sub>	CE <sub>1</sub> LOW/CE <sub>2</sub> HIGH to Write End	7		8		ns
t <sub>AW</sub>	Address Set-up to Write End	7		8		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		ns
t <sub>SA</sub>	Address Set-up to Write Start	0		0		ns
t <sub>PWE</sub>	WE Pulse Width	7		8		ns
t <sub>SD</sub>	Data Set-up to Write End	5.5		6		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		ns
t <sub>LZWE</sub>	WE HIGH to Low-Z <sup>[9]</sup>	3		3		ns
t <sub>HZWE</sub>	WE LOW to High-Z <sup>[9]</sup>		5		6	ns

#### **Data Retention Waveform**



#### Notes:

- 6. Valid SRAM operation does not occur until the power supplies have reached the minimum operating V<sub>DD</sub> (3.0V). As soon as 1ms (T<sub>power</sub>) after reaching the minimum operating V<sub>DD</sub>, normal SRAM operation can begin including reduction in V<sub>DD</sub> to the data retention (V<sub>CCDR</sub>, 2.0V) voltage.


  7. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and transmission line loads. Test conditions for the Read cycle use output loading shown in part a) of the AC test loads, unless specified otherwise.

  8. This part has a voltage regulator which steps down the voltage from 3V to 2V internally. t<sub>power</sub> time has to be provided initially before a Read/Write operation is started.
- 9. t<sub>HZOE</sub>, t<sub>HZSCE</sub>, t<sub>HZSCE</sub>, t<sub>HZSCE</sub>, and t<sub>LZOE</sub>, and t<sub>LZOE</sub> are specified with a load capacitance of 5 pF as in (b) of AC Test Loads. Transition is measured ±200 mV from steady-state voltage.
- 10. These parameters are guaranteed by design and are not tested.
- 11. The internal Write time of the memory is defined by the overlap of  $\overline{\text{CE}}_1$  LOW/CE<sub>2</sub> HIGH, and  $\overline{\text{WE}}$  LOW.  $\overline{\text{CE}}_1$  and  $\overline{\text{WE}}$  must be LOW along with CE<sub>2</sub> HIGH to initiate a Write, and the transition of any of these signals can terminate the Write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the Write.
- 12. The minimum Write cycle time for Write Cycle No. 3 ( $\overline{\text{WE}}$  controlled,  $\overline{\text{OE}}$  LOW) is the sum of  $t_{\text{HZWE}}$  and  $t_{\text{SD}}$ .




# **Switching Waveforms**

# Read Cycle No. $\mathbf{1}^{[13, 14]}$



# Read Cycle No. 2 (OE Controlled)[14, 15]



- 13. Device is continuously selected.  $\overline{CE}_1 = V_{IL}$ ,  $CE_2 = V_{IH}$ .


  14.  $\overline{WE}$  is HIGH for Read cycle.

  15. Address valid prior to or coincident with  $\overline{CE}_1$  transition LOW and  $CE_2$  transition HIGH.




# Switching Waveforms (continued)

Write Cycle No. 1 ( $\overline{\text{CE}}_1$  Controlled)[16, 17, 18]



Write Cycle No. 2 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW)[16, 17, 18]



## **Truth Table**

CE <sub>1</sub>	CE <sub>2</sub>	OE	WE	I/O <sub>0</sub> –I/O <sub>7</sub>	Mode	Power
Н	Х	Х	Х	High-Z	Power-down	Standby (I <sub>SB</sub> )
Х	L	Х	Х	High-Z	Power-down	Standby (I <sub>SB</sub> )
L	Н	L	Н	Data Out	Read All Bits	Active (I <sub>CC</sub> )
L	Н	Х	L	Data In	Write All Bits	Active (I <sub>CC</sub> )
L	Н	Н	Н	High-Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )

<sup>16.</sup> Data I/O is high-impedance if  $\overline{OE} = V_{IH}$ .

17. If  $\overline{CE}_1$  goes HIGH/CE<sub>2</sub> LOW simultaneously with  $\overline{WE}$  going HIGH, the output remains in a high–impedance state.

18.  $\overline{CE}$  above is defined as a combination of  $\overline{CE}_1$  and  $\overline{CE}_2$ . It is active low.





# **Ordering Information**


Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
10	CY7C1069AV33-10ZC	51-85160	54-pin TSOP II	Commercial
	CY7C1069AV33-10ZXC		54-pin TSOP II (Pb-free)	
	CY7C1069AV33-10BAC	51-85162	60-ball (8 mm x 20 mm x 1.2 mm) FBGA	
	CY7C1069AV33-10ZI	51-85160	54-pin TSOP II	Industrial
	CY7C1069AV33-10ZXI		54-pin TSOP II (Pb-free)	
	CY7C1069AV33-10BAI	51-85162	60-ball (8 mm x 20 mm x 1.2 mm) FBGA	
12	CY7C1069AV33-12ZC	51-85160	54-pin TSOP II	Commercial
	CY7C1069AV33-12ZXC		54-pin TSOP II (Pb-free)	
	CY7C1069AV33-12BAC	51-85162	60-ball (8 mm x 20 mm x 1.2 mm) FBGA	
	CY7C1069AV33-12ZI	51-85160	54-pin TSOP II	Industrial
	CY7C1069AV33-12ZXI		54-pin TSOP II (Pb-free)	
	CY7C1069AV33-12BAI	51-85162	60-ball (8 mm x 20 mm x 1.2 mm) FBGA	


# **Package Diagrams**

## 54-pin TSOP II (51-85160)












## Package Diagrams (continued)

#### 60-ball FBGA (8 mm x 20 mm x 1.2 mm) (51-85162)



All product and company names mentioned in this document may be the trademarks of their respective holders

[+] Feedl



# **Document History Page**

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	113724	03/27/02	NSL	New Data Sheet
*A	117060	07/31/02	DFP	Removed 15-ns bin
*B	117990	08/30/02	DFP	Added 8-ns bin Changing $I_{CC}$ for 8, 10, 12 bins $t_{power}$ changed from 1 $\mu s$ to 1 ms Load Cap Comment changed (for Tx line load) $t_{SD}$ changed to 5.5 ns for the 10-ns bin Changed some 8-ns bin #'s ( $t_{HZ}$ , $t_{DOE}$ , $t_{DBE}$ ) Removed hz < Iz comments
*C	120385	11/13/02	DFP	Final Data Sheet Added note 4 to "AC Test Loads and Waveforms" and note 7 to t <sub>pu</sub> and t <sub>pc</sub> Updated Input/Output Caps (for 48BGA only) to 8 pf/10 pf and for the 54-pin TSOP to 6/8 pf
*D	124441	2/25/03	MEG	Changed ISB1 from 100 mA to 70 mA Shaded the 48fBGA product offering information
*E	403984	See ECN	NXR	Changed the Logic Block Diagram On page # 1 Added notes under Pin Configuration Changed the Package diagram of 51-85162 from Rev *A to Rev *D Changed 48-Ball FBGA to 60-Ball FBGA in Pin Configuration Updated the Ordering Information
*F	492137	See ECN	NXR	Removed 8 ns speed bin from product offering Changed the description of I <sub>IX</sub> from Input Load Current to Input Leakage Current in DC Electrical Characteristics table Updated the Ordering Information