

# E10040VHM ECL Gate Array with RAM

# PRELIMINARY

# **DESCRIPTION**

Fujitsu's E10040VHM array utilizes advanced technology to produce an array with high I/O capability, high density, high speed, and excellent power dissipation combined with an on-chip RAM of 40K bits. The internal structure allows up to 13,440 gates, including high-drive and I/O macrocells. High-drive internal macrocells allow a maximum fanout of 40. Interconnection is implemented with four layers of metallization. The E10040VHM is especially well suited for such high-performance applications as mainframe and supermini computers, high-end workstations, telecommunications, and instrumentation where RAM and logic are used in close proximity.

VH series ECL arrays are designed using Fujitsu's integrated design system software in conjunction with either an Amdahl 5860 or Fujitsu M-780 mainframe supercomputer. The VH series has an extensive cell library.

# **FEATURES**


- High Performance Logic
  - -80 ps/gate typical at 2.95 mW<sup>1</sup>
  - 135 ps/gate typical at 1.11 mW<sup>1</sup>
- 13440 Maximum Equivalent Gates
- $40960 \text{ bit} = (256 \text{w} \times 20 \text{b}) \times 8 \text{ RAM}$
- 3-level Series Gating
- · Loaded Delay Performance
  - 250 ps/gate typical at 4.6 mW<sup>2</sup>
  - -300 ps/gate typical at 2.95 mW<sup>2</sup>
  - 350 ps/gate typical at 1.11 mW<sup>2</sup>
- RAM Performance
  - $T_{AA}$  (max.) = 2.3 ns (latch through)  $T_{AAC}$  (max.) = 3.0 ns (CK to Data out)  $T_{CYCLE}$  (max.) = 3.5 ns

- High I/O Count
  - -288 I/O available
- I/O Options
  - 10KH ECL
- ECL Output Options
  - $-25\Omega$ ,  $50\Omega$ , and  $100\Omega$ 
    - Series terminated
- Advanced Packaging Solutions
  - 441-pin ceramic pin grid array package
  - Supplied with pre-attached heat sinks
  - Multiple heat sink options available
  - TAB processing used

E10040VHM Gate Array Summary	
Maximum Internal Gates	13440
Bits of RAM	40960
Maximum I/O	288
Maximum Outputs	222

### Notes:

- 1. Unloaded F/I = F/O = 1, L = 0 mm.
- 2. Loaded F/I = F/O = 3, L = 3 mm.



Copyright 1990 by FUJITSU LIMITED and Fujitsu Microelectronics, Inc.

# **FUJITSU LIMITED**

Marunouchi Headquarters 6-1, Marunouchi 2-chome Chiyoda-ku, Tokyo 100, Japan Tel: (03) 216-3211

Telex: 781-22833 FAX: (03) 213-7174

FAX: (03) 211-3987

For further information, please contact:

# Japan

FUJITSU LIMITED Integrated Circuits and Semiconductor Marketing Furukawa Sogo Bldg. 6–1, Marunouchi 2-chome Chiyoda-ku, Tokyo 100, Japan Tel: (03) 216-3211 Telex: 781-2224361

# **Europe**

FUJITSU MIKROELEKTRONIK GmbH Lyoner Strasse 44–48 Arabella Centre 9. OG D-6000 Frankfurt 71 Federal Republic of Germany Tel: (49) (069) 66320 Telex: 441-963 FAX: (069) 663-2122

## Asia

FUJITSU MICROELECTRONICS ASIA PTE LIMITED 06-04/06-07 Plaza by the Park
No. 51 Bras Basah Road
Singapore 0719
Tel: 336-1600
Telex: 55573
FAX: 336-1609

# North and South America

FUJITSU MICROELECTRONICS, INC. Integrated Circuits Division 3545 North First Street San Jose, CA 95134-1804 USA Tel: (408) 922-9000

Telex: 910-338-0190 FAX: (408) 432-9044

©1990 FUJITSU LIMITED and Fujitsu Microelectronics, Inc.

Printed in USA OV0236-901F1