

MOS INTEGRATED CIRCUIT $\mu PD66P04B$

4-BIT SINGLE-CHIP MICROCONTROLLER FOR INFRARED REMOTE CONTROL TRANSMISSION

DESCRIPTION

The μ PD66P04B is a microcontroller for infrared remote control transmitters which is provided with a one-time PROM as the program memory.

Because users can write programs for the μ PD66P04B, it is ideal for program evaluation and small-scale production of the application systems using the μ PD6604.

When reading this document, also refer to the μ PD6604 Data Sheet (U11281E).

FEATURES

Program memory (one-time PROM): 1002 × 10 bits
 Data memory (RAM) : 32 × 4 bits

· Built-in carrier generation circuit for infrared remote control

• 9-bit programmable timer : 1 channel

• Command execution time : 16 μ s (when operating at fosc = 500 kHz: RC oscillation) • Stack level : 1 level (Stack RAM is for data memory RF as well.)

I/O pins (K_I/o) : 8 units
 Input pins (K_I) : 4 units
 Sense input pin (S₀) : 1 unit

• S₁/LED pin (I/O) : 1 unit (When in output mode, this is the remote control transmission

display pin.)

Power supply voltage : V_{DD} = 2.2 to 3.6 V
 Operating ambient temperature : T_A = -40 to +85°C
 Oscillator frequency : fosc = 300 kHz to 1 MHz

· POC circuit

APPLICATION

Infrared remote control transmitter (for AV and household electric appliances)

Because the μ PD66P04B uses an RC oscillation system clock, its accuracy and stability are lower than the models using ceramic oscillation.

In applications where the clock accuracy and stability pose a problem, use the μ PD61P34B (ceramic oscillation type).

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.

Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.



ORDERING INFORMATION

Part Number	Package		
μ PD66P04BGS	20-pin plastic SOP (7.62 mm (300))		
μ PD66P04BGS-GJG	20-pin plastic SSOP (7.62 mm (300))		

PIN CONFIGURATION (TOP VIEW)


20-pin Plastic SOP (7.62 mm (300))

• μPD66P04BGS


20-pin Plastic SSOP (7.62 mm (300))

• μPD66P04BGS-GJG

(1) Normal operating mode



(2) PROM programming mode




Caution Round brackets () indicate the pins not used in the PROM programming mode.

L : Connect each of these pins to GND via a pull-down resistor.



BLOCK DIAGRAM



LIST OF FUNCTIONS

Item	μPD66P04B
ROM capacity	1002 × 10 bits One-time PROM
RAM capacity	32 × 4 bits
Stack	1 level (shared with RF of RAM)
I/O pin	Key input (K ₁) : 4 pins Key I/O (K _{I/O}) : 8 pins Key expansion input (S ₀ , S ₁) : 2 pins Remote control transmitter display output $(\overline{\text{LED}})$: 1 pin (shared with S ₁ pin)
Number of keys	32 keys 48 keys (when expanded by key expansion input) 96 keys (when expanded by key expansion input and diode)
Clock frequency	RC oscillation fosc = 300 to 500 kHz fosc = 500 kHz to 1 MHz ^{Note}
Instruction execution time	16 μs (at fosc = 500 kHz)
Carrier frequency	fosc, fosc/2, fosc/8, fosc/12, fosc/16, fosc/24, no carrier (high level)
Timer	9-bit programmable timer: 1 channel
POC circuit	Internal
Supply voltage	V _{DD} = 2.2 to 3.6 V
Operating ambient temperature	 T_A = -40 to +85°C T_A = -20 to +70°C (when POC circuit used)
Package	20-pin plastic SOP (7.62 mm (300))20-pin plastic SSOP (7.62 mm (300))

Note It is necessary to design the application circuit so that the RESET pin goes low at a supply voltage of less than 2.2 V.



TABLE OF CONTENTS

1.	PIN FUNCTIONS	5
	1.1 Normal Operating Mode	5
	1.2 PROM Programming Mode	
	1.3 INPUT/OUTPUT Circuits of Pins	7
	1.4 Dealing with Unused Pins	8
	1.5 Notes on Using K _I Pin at Reset	8
2.	DIFFERENCES BETWEEN μ PD6604 AND μ PD66P04B	9
3.	WRITING AND VERIFYING ONE-TIME PROM (PROGRAM MEMORY)	10
	3.1 Operating Mode When Writing/Verifying Program Memory	10
	3.2 Program Memory Writing Procedure	11
	3.3 Program Memory Reading Procedure	12
4.	ELECTRICAL SPECIFICATIONS	13
5.	CHARACTERISTIC CURVE (REFERENCE VALUES)	19
6.	APPLIED CIRCUIT EXAMPLE	21
7.	PACKAGE DRAWINGS	22
8.	RECOMMENDED SOLDERING CONDITIONS	24
ΑP	PPENDIX A. DEVELOPMENT TOOLS	25
ΔΡ	PPENDIX R FXAMPLE OF REMOTE-CONTROL TRANSMISSION FORMAT	26



1. PIN FUNCTIONS

1.1 Normal Operating Mode

Pin No.	Symbol	Function	Output Format	When Reset
1 2 15-20	K1/00-K1/07	These pins refer to the 8-bit I/O ports. I/O switching can be made in 8-bit units. In INPUT mode, a pull-down resistor is added. In OUTPUT mode, they can be used as the key scan output of the key matrix.	CMOS push-pull ^{Note 1}	High-level output
3	S ₀	Refers to the input port. Can also be used as the key return input of the key matrix. In INPUT mode, the availability of the pull-down resistor of the S_0 and S_1 ports can be specified by software in terms in 2-bit units. If INPUT mode is canceled by software, this pin is placed in OFF mode and enters the high-impedance state.	_	High-impedance (OFF mode)
4	S ₁ /LED	Refers to the I/O port. In INPUT mode (S_1), this pin can also be used as the key return input of the key matrix. The availability of the pull-down resistor of the S_0 and S_1 ports can be specified by software in 2-bit units. In OUTPUT mode ($\overline{\text{LED}}$), it becomes the remote control transmission display output (active low). When the remote control carrier is output from the REM output, this pin outputs the low level from the $\overline{\text{LED}}$ output synchronously with the REM signal.	CMOS push-pull	High-level output (LED)
5	REM	Refers to the infrared remote control transmission output. The output is active high. Carrier frequency: fosc, fosc/8, fosc/12, high-level, fosc/2, fosc/16, fosc/24 (usable on software)	CMOS push-pull	Low-level output
6	V _{DD}	Refers to the power supply.	_	_
7 8	OSCout OSCin	These pins are used for RC oscillation.	_	High-impedance (oscillation stopped) Low level (oscillation stopped)
9	GND	Refers to the ground.	_	_
10	RESET	Normally, this pin is a system reset input. By inputting a low level, the CPU can be reset. When resetting with the POC circuit a low level is output. A pull-up resistor is incorporated.	_	_
11-14	K ₁₀ -K ₁₃ Note 2	These pins refer to the 4-bit input ports. They can be used as the key return input of the key matrix. The use of the pull-down resistor can be specified by software in 4-bit units.	_	Input (low-level)

Notes 1. Be careful about this because the drive capability of the low-level output side is held low.

2. In order to prevent malfunction, do not input a high level signal to pins K₁₀ to K₁₃ (leaving these pins open is possible, however, when these pins are left open, do not disconnect any connected pull-down resistors) when reset is released (when RESET pin changes from low level to high level, or POC is released due to supply voltage startup).



1.2 PROM Programming Mode

Pin No.	Symbol	Function	I/O
1, 2 15-20	Do-D7	8-bit data input/output when writing/verifying program memory	I/O
3	CLK	Clock input for updating address when writing/verifying program memory	Input
6	VDD	Power Supply. Supply +6 V to this pin when writing/verifying program memory.	-
7	OSCout	Clock necessary for writing program memory. Connect a resistor	-
8	OSCIN	$(R = 47 \text{ k}\Omega)$ and a capacitor $(C = 27 \text{ pF})$ to these pins.	Input
9	GND	GND	-
10	VPP	Supplies voltage for writing/verifying program memory. Apply +12.5 V to this pin.	_
11-14	MD ₀ -MD ₃	Input for selecting operation mode when writing/verifying program memory.	Input




1.3 INPUT/OUTPUT Circuits of Pins

The input/output circuits of the μ PD66P04B pins are shown in partially simplified forms below.









Note The drive capability is held low.


(2) K10-K13





(3) REM

(6) RESET





1.4 Dealing with Unused Pins

The following connections are recommended for unused pins in the normal operation mode.

Table 1-1. Connections for Unused Pins

Pin		Connection			
	FIII	Inside the microcontroller	Outside the microcontroller		
K _{I/O}	INPUT mode	_	Open		
	OUTPUT mode	High-level output			
REM		_			
S ₁ /LED		OUTPUT mode (LED) setting			
So		OFF mode setting	Directly connected to GND		
Kı		_			
RESETNote		Built-in POC circuit	Open		

Note If the circuit is an applied one requiring high reliability, be sure to design it in such a manner that the RESET signal is entered externally.

Caution The I/O mode and the terminal output level are recommended to be fixed by setting them repeatedly in each loop of the program.

1.5 Notes on Using Kı Pin at Reset

★ In order to prevent malfunction, do not input a high level signal to pins K₁₀ to K₁₃ (leaving these pins open is possible, however, when these pins are left open, do not disconnect any connected pull-down resistors) when reset is released (when RESET pin changes from low level to high level, or POC is released due to supply voltage startup).



2. DIFFERENCES BETWEEN μ PD6604 AND μ PD66P04B

Table 2-1 shows the differences between the μ PD6604 and μ PD66P04B.

The only differences among these models are the program memory, supply voltage, system clock frequency, oscillation stabilization wait time, and POC circuit (mask option), and the CPU function and internal peripheral hardware are the same.

The electrical characteristics also differ slightly. For the electrical characteristics, refer to the Data Sheet of each model.

Table 2-1. Differences between μ PD6604 and μ PD66P04B

(1) When POC circuit (mask option) is provided to μ PD6604

Item	μPD66P04B	μPD6604	
ROM	One-time PROM	Mask ROM	
Oscillation stabilization wait time			
On releasing STOP mode by release condition	260/fosc	36/fosc	
On releasing STOP or HALT mode by RESET input and at reset	284/fosc to 340/fosc	60/fosc to 116/fosc	
VPP pin and operating mode select pin	Provided	Not provided	
Electrical specifications	Some electrical specifications, such as data retention voltage and current consumption, differ. For details, refer to Data Sheet of each model.		

(2) When POC circuit (mask option) is not provided to $\mu PD6604$

Item	μPD66P04B	μPD6604		
ROM	One-time PROM	Mask ROM		
Oscillation stabilization wait time				
On releasing STOP mode by release condition	260/fosc	36/fosc		
On releasing STOP or HALT mode by RESET input and at reset	284/fosc to 340/fosc	60/fosc to 116/fosc		
V _{PP} pin and operating mode select pin	Provided	Not provided		
POC circuit	Incorporated	Not provided		
Supply voltage	$V_{DD} = 2.2 \text{ to } 3.6 \text{ V}$ $(T_A = -40 \text{ to } +85^{\circ}\text{C})$	$V_{DD} = 1.8 \text{ to } 3.6 \text{ V}$ $(T_A = -40 \text{ to } +85^{\circ}\text{C})$		
System clock frequency	• fosc = 300 to 500 kHz • fosc = 500 kHz to 1MHz ^{Note}	• fosc = 300 to 500 kHz • fosc = 300 kHz to 1 MHz (Vpb = 2.2 to 3.6 V)		
Electrical specifications	Some electrical specifications, such as data retention voltage and current consumption, differ. For details, refer to Data Sheet of each model.			

Note It is necessary to design the application circuit so that the RESET pin goes low when the supply voltage is less than 2.2 V.



3. WRITING AND VERIFYING ONE-TIME PROM (PROGRAM MEMORY)

The program memory of the $\mu PD66P04B$ is a one-time PROM of 1002×10 bits.

To write or verify this one-time PROM, the pins shown in Table 3-1 are used. Note that no address input pin is used. Instead, the address is updated by using the clock input from the CLK pin.

Table 3-1. Pins Used to Write/Verify Program Memory

Pin Name	Function
V _{PP}	Supplies voltage when writing/verifying program memory.
	Apply +12.5 V to this pin.
V _{DD}	Power supply.
	Supply +6 V to this pin when writing/verifying program memory.
CLK	Inputs clock to update address when writing/verifying program memory.
	By inputting pulse four times to CLK pin, address of program memory is updated.
MD ₀ -MD ₃	Input to select operation mode when writing/verifying program memory.
D ₀ -D ₇	Inputs/outputs 8-bit data when writing/verifying program memory.
OSCIN, OSCOUT	Clock necessary for writing program memory. Connect a resistor (R = 47 k Ω) and a capacitor
	(C = 27 pF) to these pins.

3.1 Operating Mode When Writing/Verifying Program Memory

The μ PD66P04B is set in the program memory write/verify mode when +6 V is applied to the V_{PP} pin and +12.5 V is applied to the V_{PP} pin after the μ PD66P04B has been in the reset status (V_{DD} = 5 V, V_{PP} = 0 V) for a specific time. In this mode, the operating modes shown in Table 3-2 can be set by setting the MD₀ through MD₃ pins. Connect all the pins other than those shown in Table 3-1 to GND via pull-down resistor.

Table 3-2. Setting Operation Mode

Setting of Operating Mode						Operation Mode	
V _{PP}	V _{DD}	MD₀	MD ₁	MD ₂	MD ₃		
+12.5 V	+6 V	Н	L	Н	L	Clear program address to 0	
	L H H H		Write mode				
		L	L	Н	Н	Verify mode	
		Н	×	Н	Н	Program inhibit mode	

×: don't care (L or H)




3.2 Program Memory Writing Procedure

The program memory is written at high speed in the following procedure.

- (1) Pull down the pins not used to GND via resistor. Keep the CLK pin low.
- (2) Supply 5 V to the VDD pin. Keep the VPP pin low.
- (3) Supply 5 V to the VPP pin after waiting for 10 μ s.
- (4) Wait for 2 ms until oscillation of the clock connected across the OSCIN and OSCOUT pins stabilizes.
- (5) Set the program memory address 0 clear mode by using the mode setting pins.
- (6) Supply 6 V to VDD and 12.5 V to VPP.
- (7) Set the program inhibit mode.
- (8) Write data to the program memory in the 1-ms write mode.
- (9) Set the program inhibit mode.
- (10) Set the verify mode. If the data have been written to the program memory, proceed to (11). If not, repeat steps (8) through (10).
- (11) Additional writing of (number of times of writing in (8) through (10): $X \times 1$ ms.
- (12) Set the program inhibit mode.
- (13) Input a pulse to the CLK pin four times to update the program memory address (+1).
- (14) Repeat steps (8) through (13) up to the last address.
- (15) Set the 0 clear mode of the program memory address.
- (16) Change the voltages on the V_{DD} and V_{PP} pins to 5 V.
- (17) Turn off power.

The following figure illustrates steps (2) through (13) above.






3.3 Program Memory Reading Procedure

- (1) Pull down the pins not used to GND via resistor. Keep the CLK pin low.
- (2) Supply 5 V to the VDD pin. Keep the VPP pin low.
- (3) Supply 5 V to the VPP pin after waiting for 10 μ s.
- (4) Wait for 2 ms until oscillation of the clock connected across the OSCIN and OSCOUT pins stabilizes.
- (5) Set the program memory address 0 clear mode by using the mode setting pins.
- (6) Supply 6 V to VDD and 12.5 V to VPP.
- (7) Set the program inhibit mode.
- (8) Set the verify mode. Data of each address is output sequentially each time the clock pulse is input to the CLK pin four times.
- (9) Set the program inhibit mode.
- (10) Set the program memory address 0 clear mode.
- (11) Change the voltage on the VDD and VPP pins to 5 V.
- (12) Turn off power.

The following figure illustrates steps (2) through (10) above.





4. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings ($T_A = +25^{\circ}C$)

Parameter	Symbol	Test Condition	S	Rating	Unit
Power supply voltage	V _{DD}				V
	V _{PP}			-0.3 to +13.5	V
Input voltage	Vı	K _{I/O} , K _I , S ₀ , S ₁ , RESET		-0.3 to V _{DD} + 0.3	V
Output voltage	Vo			-0.3 to V _{DD} + 0.3	V
High-level output current	IOHNote	REM	Peak value	-30	mA
			rms	-20	mA
		LED	Peak value	-7.5	mA
			rms	-5	mA
		One Ki/o pin	Peak value	-13.5	mA
			rms	-9	mA
		Total of LED and Ki/o pins	Peak value	-18	mA
			rms	-12	mA
Low-level output current	loLNote	REM	Peak value	7.5	mA
			rms	5	mA
		LED	Peak value	7.5	mA
			rms	5	mA
Operating ambient temperature	ТА			-40 to +85	°C
Storage temperature	T _{stg}			-65 to +150	°C

Note Work out the rms with: $[rms] = [Peak value] \times \sqrt{Duty}$.

Caution Product quality may suffer if the absolute rating is exceeded for any parameter, even momentarily. In other words, an absolute maxumum rating is a value at which the possibility of psysical damage to the product cannnot be ruled out. Care must therefore be taken to ensure that the these ratings are not exceeded during use of the product.

Recommended Power Supply Voltage Range ($T_A = -40 \text{ to } +85^{\circ}\text{C}$)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage	V _{DD}	fosc = 300 to 500 kHz	2.2	3.0	3.6	V
		fosc = 500 kHz to 1 MHz ^{Note}	2.2	3.0	3.6	V

Note It is necessary to design the application circuit so that the RESET pin goes low when the supply voltage is less than 2.2 V.

Data Sheet U13596EJ2V1DS00



DC Characteristics (T_A = -40 to +85°C, V_{DD} = 2.2 to 3.6 V)

Parameter	Symbol		Tes	t Conditions	MIN.	TYP.	MAX.	Unit
High-level input voltage	V _{IH1}	RESET			0.8 V _{DD}		V _{DD}	V
	V _{IH2}	K _{I/O}			0.65 V _{DD}		V _{DD}	V
	VIH3	Kı, So, S1			0.65 V _{DD}		V _{DD}	V
Low-level input voltage	V _{IL1}	RESET			0		0.2 V _{DD}	V
	V _{IL2}	K _{I/O}			0		0.3 V _{DD}	V
	V _{IL3}	Kı, So, Sı			0		0.15 Vdd	V
High-level input	I _{LH1}	Kı					3	μ A
leakage current			l-down	resistor not incorporated				
	I _{LH2}	S ₀ , S ₁					3	μ A
			V _I = V _{DD} , pull-down resistor not incorporated				_	
Low-level input leakage	I _{UL1}	Kı Vı =					-3	μΑ
current	IUL2	K _{I/O} V _I =					-3	μΑ
	Iulз	So, S1 VI =					-3	μΑ
High-level output voltage	V _{OH1}	REM, LED, M	(1/0	Iон = −0.3 mA	0.8 V _{DD}			V
Low-level output voltage	V _{OL1}	REM, LED		IoL = 0.3 mA			0.3	V
	V _{OL2}	K _{I/O}		IoL = 15 μA			0.4	V
High-level output current	І он1	REM		VDD = 3.0 V, VOH = 1.0 V	-5	-9		mA
	І он2	K _{I/O}		VDD = 3.0 V, VOH = 2.2 V	-2.5	-5		mA
Low-level output current	I _{OL1}	K _{I/O}		VDD = 3.0 V, VOL = 0.4 V	30	70		μΑ
				$V_{DD} = 3.0 \text{ V}, V_{OL} = 2.2 \text{ V}$	100	220		μΑ
Built-in pull-up resistor	R ₁	RESET			25	50	100	kΩ
Built-in pull-down resistor	R ₂	RESET			2.5	5	15	kΩ
	Rз	Kı, So, S1			75	150	300	kΩ
	R ₄	K _{I/O}			130	250	500	kΩ
Data hold power supply voltage	VDDDR	In STOP mode			1.2		3.6	V
Supply current ^{Note}	I _{DD1}	Operating fosc = 1.0 MHz, V_{DD} = 3 V ± 10 %			0.6	1.2	mA	
		mode fosc = 455 kHz, V_{DD} = 3 V ± 10 %			0.5	1.0	mA	
	I _{DD2}	HALT mode fosc = 1.0 MHz, V _{DD} = 3 V ± 10 %			0.5	1.0	mA	
			fosc = 455 kHz, V_{DD} = 3 V \pm 10 %			0.4	0.8	mA
	IDD3	STOP mode	V _{DD} =	= 3 V ± 10 %		1.0	8.0	μΑ
			V _{DD} =	= 3 V ± 10 %, T _A = 25 °C		1.0	2.0	μΑ

Note The POC circuit current and the current flowing in the built-in pull-up resistor are not included.



AC Characteristics ($T_A = -40 \text{ to } +85^{\circ}\text{C}$, $V_{DD} = 2.2 \text{ to } 3.6 \text{ V}$)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
Instruction execution time	tcy			15.9		27	μs
		Note 1		7.9		27	μs
K ₁ , S ₀ , S ₁ high-level width	tн			10			μs
		When canceling standby mode	HALT mode	10			μs
			STOP mode	Note 2			μs
RESET low-level width	trsl			10			μs

Notes 1. When using at fosc = 500 kHz or higher, it is necessary to design the application circuit so that the RESET pin goes low when the supply voltage is less than 2.2 V.

2. 10 + 260/fosc

Remark toy = 8/fosc (fosc: System clock oscillator frequency)

POC Circuit^{Note 1} ($T_A = -20 \text{ to } +70^{\circ}\text{C}$)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
POC-detected voltageNote 2	VPOC		1.8	2.0	2.2	V
POC circuit current	Ірос			1.2	1.5	μΑ

Notes 1. Operates effectively under the conditions of fosc = 300 to 500 kHz.

2. Refers to the voltage with which the POC circuit cancels an internal reset. If VPOC < VDD, the internal reset is canceled.

From the time of $V_{POC} \ge V_{DD}$ until the internal reset takes effect, lag of up to 1 ms occurs. When the period of $V_{POC} \ge V_{DD}$ lasts less than 1 ms, the internal reset may not take effect.

System Clock Oscillator Characteristics ($T_A = -40 \text{ to } +85^{\circ}\text{C}$, $V_{DD} = 2.2 \text{ to } 3.6 \text{ V}$)


Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Oscillator frequency	fosc		300	455	500	kHz
		Note	300	455	1000	kHz

Note When using at fosc = 500 kHz or higher, it is necessary to design the application circuit so that the RESET pin goes low when the supply voltage is less than 2.2 V.

Recommended Oscillator Constant (TA = -40 to +85°C, VDD = 2.2 to 3.6 V)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Capacity of oscillation capacitor	С		22	27	33	pF
Oscillation resistance	R			47		kΩ

An external circuit example





PROM Programming Mode

DC Programming Characteristics (TA = 25°C, VDD = 6.0 \pm 0.25 V, VPP = 12.5 \pm 0.3 V)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
High-level input voltage	V _{IH1}	Other than CLK	0.7 V _{DD}		V _{DD}	V
	V _{IH2}	CLK	V _{DD} -0.5		V _{DD}	V
Low-level input voltage	V _{IL1}	Other than CLK	0		0.3 VDD	V
	V _{IL2}	CLK	0		0.4	V
Input leakage current	Li	VIN = VIL OF VIH			10	μΑ
High-level output voltage	Vон	Iон = −1 mA	V _{DD} -1.0			V
Low-level output voltage	Vol	IoL = 1.6 mA			0.4	V
V _{DD} supply current	IDD				30	mA
VPP supply current	IPP	MD0 = VIL, MD1 = VIH			30	mA

Cautions 1. Keep VPP to within +13.5 V including overshoot.

2. Apply V_{DD} before V_{PP} and turns it off after V_{PP} .




AC Programming Characteristics (TA = 25°C, VDD = 6.0 \pm 0.25 V, VPP = 12.5 \pm 0.3 V)

Parameter	Symbol	Note1	Test Conditions	MIN.	TYP.	MAX.	Unit
Address setup time ^{Note 2} (vs. MD ₀ ↓)	tas	tas		2			μs
MD₁ setup time (vs. MD₀↓)	tм1s	toes		2			μs
Data setup time (vs. MD₀↓)	tos	tos		2			μs
Address hold time ^{Note 2} (vs. MD ₀ ↑)	tан	tан		2			μs
Data hold time (vs. MD₀↑)	tон	tон		2			μs
$MD_0 \hat{1} \! \to data$ output float delay time	tof	tof		0		130	ns
V _{PP} setup time (vs. MD₃↑)	tvps	tvps		2			μs
V _{DD} setup time (vs. MD₃↑)	tvds	tvcs		2			μs
Initial program pulse width	tpw	tpw		0.95	1.0	1.05	ms
Additional program pulse width	topw	topw		0.95		21.0	ms
MD₀ setup time (vs. MD₁↑)	tmos	tces		2			μs
$MD_0 \downarrow \rightarrow$ data output delay time	tov	tov	MD0 = MD1 = VIL			1	μs
MD₁ hold time (vs. MD₀↑)	t м1H	tоен	tм1H+tм1R ≥ 50 <i>μ</i> s	2			μs
MD₁ recovery time (vs. MD₀↓)	t _{M1R}	tor		2			μs
Program counter reset time	t PCR	_		10			μs
CLK input high-, low-level width	txH, txL	_		0.125			μs
CLK input frequency	fx	_				8	MHz
Initial mode set time	tı	_		2			μs
MD₃ setup time (vs. MD₁↑)	tмзs	_		2			μs
MD₃ hold time (vs. MD₁↓)	tмзн	_		2			μs
MD₃ setup time (vs. MD₀↓)	tмзsr	_	When program memory is read	2			μs
Address ^{Note 2} → data output delay time	toad	tacc	When program memory is read			2	μs
$Address^{Note\; 2} \to data\; output\; hold\; time$	t had	tон	When program memory is read	0		130	ns
MD₃ hold time (vs. MD₀↑)	tмзнк	_	When program memory is read	2			μs
MD₃↓→ data output float delay time	t DFR	_	When program memory is read			2	μs
Reset setup time	tres	_		10			μs
Oscillation stabilization wait timeNote 3	twait	_		2			ms


Notes 1. Equivalent symbol of the corresponding μ PD27C256A (The μ PD27C256A is a maintenance product.)

- 2. The internal address signal is incremented at the falling edge of the third clock of CLK.
- 3. Connect a resistor (R = 47 k Ω) and a capacitor (C = 27 pF) between the OSC_{IN} and OSC_{OUT} pins.

Program Memory Write Timing





Program Memory Read Timing








5. CHARACTERISTIC CURVE (REFERENCE VALUES)





















6. APPLIED CIRCUIT EXAMPLE

Example of Application to System

• Remote-control transmitter (40 keys; mode selection switch accommodated)



• Remote-control transmitter (48 keys accommodated)




Remark When the POC circuit is used effectively, it is not necessary to connect the capacitor enclosed in the dotted lines.




7. PACKAGE DRAWINGS


(1) μ PD66P04BGS


* 20-PIN PLASTIC SOP (7.62 mm (300))





detail of lead end





NOTE


Each lead centerline is located within 0.12 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
Α	12.7±0.3
В	0.78 MAX.
С	1.27 (T.P.)
D	$0.42^{+0.08}_{-0.07}$
Е	0.1±0.1
F	1.8 MAX.
G	1.55±0.05
Н	7.7±0.3
1	5.6±0.2
J	1.1
K	$0.22^{+0.08}_{-0.07}$
L	0.6±0.2
М	0.12
N	0.10
Р	3°+7°


P20GM-50-300B, C-7


(2) μ PD66P04BGS-GJG


* 20-PIN PLASTIC SSOP (7.62 mm (300))



detail of lead end







NOTE

Each lead centerline is located within 0.12 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
A	6.7±0.3
В	0.575 MAX.
С	0.65 (T.P.)
D	$0.32^{+0.08}_{-0.07}$
Е	0.125±0.075
F	2.0 MAX.
G	1.7±0.1
Н	8.1±0.3
ı	6.1±0.2
J	1.0±0.2
K	$0.15^{+0.10}_{-0.05}$
L	0.5±0.2
М	0.12
N	0.10
Р	3°+7°

P20GM-65-300B-4



8. RECOMMENDED SOLDERING CONDITIONS

Carry out the soldered packaging of this product under the following recommended conditions.

For details of the soldering conditions, refer to information material **Semiconductor Device Mounting Technology Manual (C10535E)**.

For soldering methods and conditions other than the recommended conditions, please consult one of our NEC sales representatives.

Table 8-1. Soldering Conditions for Surface-Mount Type

 μ PD66P04BGS : 20-pin plastic SOP (7.62 mm (300)) μ PD66P04BGS-GJG: 20-pin plastic SSOP (7.62 mm (300))

Soldering Method	Soldering Condition	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 secs. max. (210°C min.), Number of times: Twice max.	IR35-00-2
VPS	Package peak temperature: 215°C, Time: 40 secs. max. (200°C min.), Number of times: Twice max.	VP15-00-2
Wave soldering	Solder bath temperature: 260°C max., Time: 10 secs. max., Number of times: once, Preheating temperature: 120°C max. (package surface temperature.)	W\$60-00-1
Partial heating	Pin temperature: 300°C or less ; time: 3 secs or less (for each side of the device)	_

Caution Do not use two or more soldering methods in combination (except partial heating).



APPENDIX A. DEVELOPMENT TOOLS

A PROM programmer, program adapter, and emulator are provided for the μ PD66P04B.

Hardware

PROM programmer (AF-9706^{Note}, AF-9708^{Note}, AF-9709^{Note})

This PROM programmer supports the μ PD66P04B.

By connecting a program adapter to this PROM programmer, the μ PD66P04B can be programmed.

Note These are products of Ando Electric. For details, consult Ando Electric (03-3733-1163).

Program adapter (PA-61P34, PA-61P34BMC)

It is used to program the μ PD66P04B in combination with AF-9706, AF-9708, or AF-9709.

• Emulator (EB-6133Note)

It is used to emulate the μ PD66P04B.

Note This is a product of Naito Densei Machida Mfg. Co., Ltd. For details, consult Naito Densei Machida Mfg. Co., Ltd. (044-822-3813).

Software

• Assembler (AS6133)

• This is a development tool for remote control transmitter software.

Part Number List of AS6133

Host Machine	os	Supply Medium	Part Number
PC-9800 series	MS-DOS [™] (Ver. 5.0 to Ver. 6.2)	3.5-inch 2HD	μS5A13AS6133
(CPU: 80386 or more)			
IBM PC/AT™ compatible	MS-DOS (Ver. 6.0 to Ver. 6.22)	3.5-inch 2HC	μS7B13AS6133
	PC DOS [™] (Ver. 6.1 to Ver. 6.3)		


Caution Although Ver.5.0 or later has a task swap function, this function cannot be used with this software.



APPENDIX B. EXAMPLE OF REMOTE-CONTROL TRANSMISSION FORMAT (in the case of NEC transmission format in command one-shot transmission mode)


Caution When using the NEC transmission format, please apply for a custom code at NEC.

(1) REM output waveform (From <2> on, the output is made only when the key is kept pressed.)




Remark If the key is repeatedly pressed, the power consumption of the infrared light-emitting diode (LED) can be reduced by sending the reader code and the stop bit from the second time.


(2) Enlarged waveform of <1>




(3) Enlarged waveform of <3>




(4) Enlarged waveform of <2>



(5) Carrier waveform (Enlarged waveform of each code's high period)



(6) Bit array of each code



Caution To prevent malfunction with other systems when receiving data in the NEC transmission format, not only fully decode (make sure to check Data Code as well) the total 32 bits of the 16-bit custom codes (Custom Code, Custom Code') and the 16-bit data codes (Data Code, Data Code) but also check to make sure that no signals are present.

[MEMO]

[MEMO]



NOTES FOR CMOS DEVICES -

(1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

(3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- · Device availability
- · Ordering information
- · Product release schedule
- · Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.)

Santa Clara, California Tel: 408-588-6000 800-366-9782 Fax: 408-588-6130 800-729-9288

NEC Electronics (Germany) GmbH

Duesseldorf, Germany Tel: 0211-65 03 02 Fax: 0211-65 03 490

NEC Electronics (UK) Ltd.

Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290

NEC Electronics Italiana s.r.l.

Milano, Italy Tel: 02-66 75 41 Fax: 02-66 75 42 99

NEC Electronics (Germany) GmbH

Benelux Office Eindhoven, The Netherlands Tel: 040-2445845 Fax: 040-2444580

NEC Electronics (France) S.A.

Velizy-Villacoublay, France Tel: 01-30-67 58 00 Fax: 01-30-67 58 99

NEC Electronics (France) S.A.

Madrid Office Madrid, Spain Tel: 91-504-2787 Fax: 91-504-2860

NEC Electronics (Germany) GmbH

Scandinavia Office Taeby, Sweden Tel: 08-63 80 820 Fax: 08-63 80 388

NEC Electronics Hong Kong Ltd.

Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044

NEC Electronics Hong Kong Ltd.

Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411

NEC Electronics Singapore Pte. Ltd.

United Square, Singapore Tel: 65-253-8311 Fax: 65-250-3583

NEC Electronics Taiwan Ltd.

Taipei, Taiwan Tel: 02-2719-2377 Fax: 02-2719-5951

NEC do Brasil S.A.

Electron Devices Division Guarulhos-SP Brasil Tel: 55-11-6462-6810 Fax: 55-11-6462-6829

J00.7



MS-DOS is either a registered trademark or a trademark of Microsoft Corporation in the United States and/ or other countries.

PC/AT and PC DOS are trademarks of IBM Corp.

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

- The information in this document is current as of July, 2000. The information is subject to change
 without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data
 books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products
 and/or types are available in every country. Please check with an NEC sales representative for
 availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of
 third parties by or arising from the use of NEC semiconductor products listed in this document or any other
 liability arising from the use of such products. No license, express, implied or otherwise, is granted under any
 patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative
 purposes in semiconductor product operation and application examples. The incorporation of these
 circuits, software and information in the design of customer's equipment shall be done under the full
 responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third
 parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers
 agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize
 risks of damage to property or injury (including death) to persons arising from defects in NEC
 semiconductor products, customers must incorporate sufficient safety measures in their design, such as
 redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
 - "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

- (1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).