

2.5 to 5.5 Volt Operation

Preliminary Information

FEATURES

- Low Power CMOS
 - Active current less than 3mA
 - Standby current less than 5µA
- Hardware Write Protection
 Write Control pin
- 2.5 to 5.5V Operation
- Extended Temperature Range: -40°C to +85°C
- Internally Organized 2,048 X 8
- Two Wire Serial Interface (I²CTM) —Bidirectional data transfer protocol
- Sixteen-Byte Page-Write Mode

 Minimizes total write time per byte
- Automatic Word Address Incrementing
 Sequential register read
- Self-Timed Write Cycle
- High Reliability
 Endurance: 100,000 write cycles per byte
 Data retention: 10 years
- 8-Pin PDIP or SOIC Packages

OVERVIEW

The XL24C16 is a cost-effective, 16,364-bit serial E²PROM. It is fabricated using EXEL's advanced CMOS E²PROM technology. This part operates from a single power supply over the range of 2.5 to 5.5 volts.

The XL24C16 is internally organized as 2,048 x 8. It features the I²C[™] serial interface and software protocol allowing operation on a simple two-wire bus. Up to eight XL24C16s may be individually addressed on the two-wire bus by establishing their device address using the address input pins (S0, S1, and S2).

PIN DESCRIPTIONS

Serial Clock (SCL) - The SCL input is used to clock data into and out of the device. In the WRITE mode, data must remain stable while SCL is HIGH. In the READ mode, data is clocked out on the falling edge of SCL.



16,384-Bit Serial Electrically Erasable PROM

Serial Data (SDA) - The SDA pin is a bidirectional pin used to transfer data into and out of the device. Data may change only when SCL is LOW, except START and STOP conditions. It is an open-drain output and may be wire-ORed with any number of open-drain or open-collector outputs.

Device Select (S0, ST, and S2) - The device select input pins are used to set the three-bit device address of the XL24C16 which will identify it on the two-wire bus. These inputs may be tied HIGH, LOW, or they may be actively driven. These inputs allow up to eight XL24C16 devices to be distinguished on the bus. If only one XL24C16 is connected to the two-wire bus, the S0, ST, and S2 inputs must be tied or driven to LOW.

Write Control (WC) - The Write Control input pin is used to disable the write circuitry to the memory. This input must be tied HIGH, LOW, or left unconnected. When HIGH, the write function is disabled, protecting previously written data; when LOW or unconnected, the write function is enabled.

7829014 0002180 247 🔳 2-45

<u>EXEL</u>

XL24C16

Preliminary Information

BLOCK DIAGRAM



ENDURANCE AND DATA RETENTION

The XL24C16 is designed for applications requiring up to 100,000 write cycles per bit and unlimited read cycles. It provides 10 years of secure data retention, with or without power applied, after the execution of 100,000 write cycles.

APPLICATIONS

The XL24C16 is ideal for applications requiring low voltage and low power consumption. This device uses a cost effective, space-saving, 8-pin plastic package. Typical applications include alarm devices, electronic locks, meters, keys, pagers and cellular phones.

CHARACTERISTICS OF THE I2C™ BUS

General Description

The I²C[™] bus was designed for two-way, two-line serial communication between different integrated circuits. The two lines are: a serial data line (SDA), and a serial clock line (SCL). The SDA line must be connected to a positive supply by a pull-up resistor, located somewhere on the bus (See Figure 1.) Data transfer between devices may be initiated with a START condition only when SCL and SDA are HIGH (bus is not busy).

Input Data Protocol

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during clock HIGH time, because changes on the data line while SCL is HIGH will be interpreted as start or stop condition (See Figure 2.)

START and STOP Conditions

When both the data and clock lines are HIGH, the bus is said to be not busy. A HIGH-to-LOW transition on the data line, while the clock is HIGH, is defined as the "START" condition. A LOW-to-HIGH transition on the data line, while the clock is HIGH, is defined as the "STOP" condition (See Figure 3.)

DEVICE OPERATION

The XL24C16 is a 16,384-bit serial E²PROM. The device supports the I²CTM bidirectional data transmission protocol. The protocol defines any device that sends data onto the bus as a "transmitter" and any device which receives data as a "receiver". The device controlling data transmission is called the "master" and the controlled device is called the "slave." In all cases, the XL24C16 will be a "slave" device, since it never initiates any data transfers.

Up to eight XL24C16s can be connected to the bus, selected by the S0, $\overline{S1}$, and S2 device addresses. S0, $\overline{S1}$, and S2 must be connected to either V_{CC}, V_{SS} or they may be actively driven. S0, $\overline{S1}$, S2 form part of the Device Identifier Code in the slave address byte (see Device Addressing). If only one XL24C16 is connected to the bus, S0, $\overline{S1}$, and S2 must be tied or driven LOW. Other devices may be connected to the bus, but need a different Device identifier code.

7829014 0002181 183 🛲 2-46





Powered by ICminer.com Electronic-Library Service CopyRight 2003



Preliminary Information



Acknowledge (ACK)

Acknowledge is a software convention used to indicate successful data transfers. The transmitting device, either the master or the slave, will release the bus after transmitting eight bits. During the ninth clock cycle, the receiver will pull the SDA line LOW to ACKnowledge that it received the eight bits of data (See Figure 4.)

The XL24C16 will respond with an ACKnowledge after recognition of a START condition and its slave address byte. If both the device and a write operation are selected, the XL24C16 will respond with an ACKnowledge after the receipt of each subsequent 8-bit word.

In the READ mode, the XL24C16 transmits eight bits of data, then releases the SDA line, and monitors the line for an ACKnowledge signal. If an ACKnowledge is detected, and no STOP condition is generated by the master, the XL24C16 will continue to transmit data. If an ACKnowledge is not detected, the XL24C16 will terminate further data transmissions and awaits a STOP condition before returning to the standby power mode.

Device Addressing

Following a START condition, the master must output the device address of the slave to be accessed. The most significant bit of the slave address is a one. The next three bits are the device select-bits. A system could have up to eight XL24C16 on the bus. The XL24C16 device identifier is 1010 for single device operation (with S0, S1 and S2

tied or driven LOW). When multiple devices are connected to the bus, the identifier is 1 S2 S1 S0. The eight addresses are defined by the states of S2, $\overline{S1}$, S0 inputs. S1 bit of the slave address is the inverse of the $\overline{S1}$ input pin (see figure 5).

Word Address

The next three bits of the slave address are an extension of the array's address and are concatenated with the eight bits of address in the word address field, providing direct access to the 2,048 X 8 array.

Read/Write Bit

The last bit of the data stream defines the operation to be performed. When set to "1," a read operation is selected; when set to "0," a write operation is selected.



7829014 0002183 T56 🔳 🛛 2-48

Preliminary Information

WRITE OPERATIONS

The XL24C16 allows two types of write operations: byte write and page write. The byte write operation writes a single byte during the nonvolatile write period (t_{WR}). The page write operation allows up to full 16-byte in the same page to be written during t_{WR} .

Byte WRITE

After the slave address is sent (to identify the slave device, specify high order word address and a read or write operation), a second byte is transmitted which contains the low 8 bit addresses of any one of the 2,048 words in the array.

Upon receipt of the word address, the XL24C16 responds with an ACKnowledge. After receiving the next byte of data, it again responds with an ACKnowledge. The master then terminates the transfer by generating a STOP condition, at which time the XL24C16 begins the internal write cycle.

While the internal write cycle is in progress, the XL24C16 inputs are disabled, and the device will not respond to any requests from the master. Refer to Figure 6 for the address, ACKnowledge and data transfer sequence.

Page WRITE

The XL24C16 is capable of a 16-byte page write operation. It is initiated in the same manner as the byte-write operation, but instead of terminating the write cycle after the first data word, the master can transmit up to 15 more words of data. After the receipt of each word, the XL24C16 will respond with an ACKnowledge.

The XL24C16 automatically increments the address for subsequent data words. After the receipt of each word, the four low order address bits are internally incremented by one. The high order five bits of the address byte remain constant. Should the master transmit more than sixteen words, prior to generating the STOP condition, the address counter will "roll over," and the previously written data will be overwritten. As with the byte-write operation, all inputs are disabled during the internal write cycle. Refer to Figure 6 for the address, ACKnowledge and data transfer sequence.





Acknowledge Polling

When the XL24C16 is performing an internal WRITE operation, it will ignore any new START conditions. Since the device will only return an acknowledge after it accepts the START, the part can be continuously queried until an acknowledge is issued, indicating that the internal WRITE cycle is complete.

To poll the device, give it a START condition, followed by a slave address for a WRITE operation (See Figure 7).



Preliminary Information

READ OPERATIONS

Read operations are initiated with the R/W bit of the identification field set to "1." There are four different read options:

- 1. Current Address Byte Read
- 2. Random Address Byte Read
- 3. Current Address Sequential Read
- 4. Random Address Sequential Read

Current Address Byte Read

The XL24C16 contains an internal address counter which maintains the address of the last word accessed, incremented by one. If the last address accessed (either a read or write) was to address location n, the next read operation would access data from address location n+1 and increment the current address pointer. When the XL24C16 receives the slave address field with the R/W bit set to "1", it issues an acknowledge and transmits the 8-bit word stored at address location n+1.

The current address byte read operation only accesses a single byte of data. The master does not acknowledge the transfer, but does generate a stop condition. At this point, the XL24C16 discontinues data transmission. See Figure 8 for the address acknowledge and data transfer sequence.



Powered by ICminer.com Electronic-Library Service CopyRight 2003



Random Address Byte Read

Random address read operations allow the master to access any memory location in a random fashion. This operation involves a two-step process. First, the master issues a write command which includes the start condition and the slave address field (with the R/W bit set to WRITE) followed by the address of the word it is to read. This procedure sets the internal address counter of the XL24C16 to the desired address.

After the word address acknowledge is received by the master, the master immediately reissues a start condition followed by another slave address field with the R/W bit set to READ. The XL24C16 will respond with an acknowledge and then transmit the 8-data bits stored at the addressed location. At this point, the master does not acknowledge the transmission but does generate the stop condition. The XL24C16 discontinues data transmission and reverts to its standby power mode. See Figure 9 for the address, acknowledge and data transfer sequence.



7829014 0002186 765 M ²⁻⁵¹



Sequential READ

Sequential READs can be initiated as either a current address READ or random access READ. The first word is transmitted as with the other byte read modes (current address byte READ or random address byte READ); however, the master now responds with an ACKnowledge, indicating that it requires additional data from the XL24C16. The XL24C16 continues to output data for each ACKnowledge received. The master terminates the sequential READ operation by not responding with an ACKnowledge, and issues a STOP conditions.

During a sequential read operation, the internal address counter is automatically incremented with each acknowledge signal For read operations, all address bits are incremented, allowing the entire array to be read using a single read command. When the counter reaches the top of the array, it will "roll over" to the bottom of the array and continue to transmit data for each acknowledge bit it receives. See Figure 10 for the address, acknowledge and data transfer sequence.



7829014 0002187 6T1 🔤 2-52



ABSOLUTE MAXIMUM RATINGS

Temperature Under Bias:	
Storage Temperature	-65°C to +125°C
Soldering Temperature (less than 10 seconds)	
Supply Voltage	0 to 6.5V
Voltage on Any Pin	-0.3V to Vcc+0.3V
ESD Voltage (JEDEC method)	

NOTE: These are STRESS ratings only. Appropriate conditions for operating these devices are given elsewhere in this specification. Stresses beyond those listed here may permanently damage the part. Prolonged exposure to maximum ratings may affect device reliability.

DC ELECTRICAL CHARACTERISTICS TA = -40°C to +85°C, V_{CC} = 2.5V to 5.5V

Symbol	Parameter	Conditions		Min	Max	Units
		SCL = CMOS Levels @ 100KHz	Read		2	mA
ICC Supply Current (CMOS	Supply Current (CMOS)	SDA = Open; V _{CC} = 5V All other inputs = GND or V _{CC}	Write		3	mA
ISB	Standby Current (CMOS)	SCL = SDA = V _{CC} All other inputs = GND or V _{CC}			5	μA
ILI	Input Leakage	V _{IN} = 0 To V _{CC}			10	μA
JLO	Output Leakage	V _{OUT} = 0 To V _{CC}			10	μA
VIL	Input Low Voltage	S0, 51, S2, SCL, SDA			0.3xV _{CC}	v
VIH	Input High Voltage	S0, S1, S2, SCL, SDA		0.7xV _{CC}		v
VOL	Output Low Voltage	l _{OL} = 3mA			0.4	v

AC ELECTRICAL CHARACTERISTICS

TA = -40°C to +85°C, Vcc = 2.5V to 5.5V

Symbol	Parameter	Conditions	Min	Max	Units
fscl	SCL Clock Frequency		0	100	KHz
tLow	Clock Low Period		4.7		μs
tнigн	Clock High Period		4.0		μs
teur	Bus Free Time	Before New Transmission	4.7		μs
tsu:sta	Start Condition Setup Time		4.7		μs
THD:STA	Start Condition Hold Time		4.0		μs
tsu:sto	Stop Condition Setup Time		4.7		μs
taa	Clock to Output	SCL Low to SDA Data Out Valid	0.3	3.5	μs
tDн	Data Out Hold Time	SCL Low to SDA Data Out Change	0.3		μs
te	SCL and SDA Rise Time			1000	ns
tr	SCL and SDA Fall Time			300	ns
tsu:DAT	Data In Setup Time		250		ns
THD:DAT	Data In Hold Time		0		ns
Ti	Noise Spike Width	Noise Supression Time Constant @ SCL, SDA Inputs		100	ns
twn	Write Cycle Time			10	ms

7829014 0002188 538 🔳

2-53



Preliminary Information

CAPACITANCE

 $T_A = 25^{\circ}C, f = 100 \text{KHz}$

Symbol	Parameter	Max	Units
CIN	Input Capacitance	5	pF
Соит	Output Capacitance	8	pF



| 7829014 0002189 474 📟