

SONY**CXB1130Q/Q-Y****9, 8, Dual 4-bit Multiplexer**

T-68-11-51

Description

The CXB1130Q is an ultra high speed monolithic ECL Multiplexer which functions as a 9-bit, 8-bit or dual 4-bit Parallel to Serial Converter.

The IC fetches a parallel data (D0-D8) present at the inputs and converts it into a serial data. Multiplexing is carried out in sequence from D0 to D8. S1 and S2 select a bit length.

With Load Select (LS) input set to LOW, internal load pulse loads parallel data. Start Load pulse (ST), which starts multiplexing, has to be maintained HIGH for at least (bit length-1) clock periods.




With LS set to HIGH, External Load pulse (EL) loads parallel data. The bit length is determined by a period of EL.

Features

- Typical clock rate up to 1.6 GHz
- Variable bit length: 9-bit, 8-bit and dual-4-bit
- Internal pull down resistors on input pins to maintain logic Low level with the pins left open
- ECL 100K compatible I/O levels

Pin Names

Dn	Parallel Data inputs
Sn	Bit length Select inputs
LS	Load Select input
ST	Load Start input
EL	External Load pulse input
Sin	Serial data input
Cin, C $\bar{I}N$	Clock inputs (positive edge trigger)
QA, Q $\bar{A}$	Multiplexed serial data outputs (9, 8 and 4-bit)
QB, Q $\bar{B}$	Multiplexed serial data outputs (4bit)
TRIG	Trigger pulse output
COUT, C $\bar{O}U\bar{T}$	Buffered Clock outputs
LD, L $\bar{D}$	Load pulse outputs
Vcc	Circuit ground
VCCA	Circuit ground for outputs
VEE	Negative power supply

Pin Assignment**Logic Symbol**

SONY

CXB1130Q/QY

DC Characteristics

T-68-11-51

$$V_{EE} = -4.5 \pm 0.3V, V_{CC} = V_{CCA} = GND, V_{TT} = -2.0V, T_C = 0^\circ C \text{ to } +85^\circ C$$

Item	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Power supply current	I _{EE}		-190	-140	-98	mA

Note: Other DC characteristics; See pages 3-3 and 3-4.

AC Characteristics

$$V_{EE} = -4.5 \pm 0.3V, V_{CC} = V_{CCA} = GND, V_{TT} = -2.0V, T_C = 0^\circ C \text{ to } +85^\circ C, R_T = 50\Omega \text{ to } V_{TT}$$

Item	Symbol	Input	Output	Test Condition	Min.	Typ.	Max.	Unit
Propagation delay time	T _{PLH}	C _{IN}	Q _A , Q _B		1000	1330	1690	ps
	T _{PHL}				1010	1350	1710	
	T _{PLH}		C _{OUT}		760	1010	1280	
	T _{PHL}				760	1010	1280	
	T _{PLH}		TRIG	ST=L	970	1290	1640	
	T _{PHL}				1100	1470	1870	
	T _{PLH}		LD	LS=L	970	1290	1640	
	T _{PHL}				1000	1330	1690	
	T _{PLH}	LS=H		650	860	1090		
	T _{PHL}			660	880	1110		
Set up time	T _S	D _n , S _{IN} → C _{IN}	Q _A , Q _B	LS=L	-290			
		EL, C _{IN}		LS=H	100			
Hold time	T _H	C _{IN} → D _n , S _{IN}		LS=L	640			
		C _{IN} , EL		LS=H	220			
Release time	T _R	ST, C _{IN}		100				
Max. Clock frequency	9Bit	f _{MAX}	C _{IN}		1.5	1.9		GHz
	8Bit				1.3	1.6		
	4Bit				1.3	1.6		
	External				1.7	2.1		
Rise time	T _{TLH}		Q _A , Q _B , LD	20% to 80%		400	500	ps
Fall time	T _{THL}		TRIG, C _{OUT}			360	460	

Note: AC test circuit; See pages 4-4 and 4-5.

SONY

CXB1130Q/QY

T-68-11-51

Function Table

LS	S1	S2	ST	EL	CIN	Function	
L	L	L	L	X	J	Internal Load	9bit Load and Shift Right, D0-D8 → QA
L	L	L	H	X	J		Initialize
L	L	H	L	X	J		8bit Load and Shift Right, D0-D7 → QA
L	L	H	H	X	J		Initialize
L	H	X	L	X	J		4bit Load and Shift Right, D0-D3 → QA
L	H	X	H	X	J		D4-D7 → QB
H	X	X	X	L	J	External Load	Shift Right $\geq 9\text{bit}$ D0-D8 → QA
H	X	X	X	H	J		$\leq 4\text{bit}$ { D0-D3 → QA D4-D7 → QB
H	X	X	X	H	J	Load Data	

H: HIGH level voltage, L: LOW level voltage, J: Positive transition edge, X: Don't care


In the External Load mode, any bit length can be selected by the period of the External Load (EL) pulse. See Timing Diagram.

SONY®

CXB1130Q/QY

Logic Diagram

T-68-11-51




T-68-11-57

SONY


CXB1113Q/QY

Timing Diagram—4bit×2

T-68-11-51



Timing Diagram—6bit External Load



Package Data


T-90-20

Package Outline

Unit: mm


24pin QFP (QFP-24M-S01)

24pin QFP (Metal) 0.3g




32pin QFP (QFP-32M-S01)

32pin QFP (Metal) 0.2g



24pin QFP (QFP-24M-L02)


24pin QFP (Metal) 0.3g



T-90-20

32pin QFP (QFP-32M-L02)


32pin QFP (Metal) 0.2g



SONY NAME	QFP-32M-L02
EIAJ NAME	XQFP032-M-0000-C
JEDEC CODE	


32pin QFP (QFP-32C-L01)

32pin QFP (Ceramic)



SONY NAME	QFP-32C-L01
EIAJ NAME	XQFP032-G-0000-A
JEDEC CODE	

16pin QFP



Package Data

Package Data	Page
1. 16 pin QFP	6-3
2. 24 pin QFP	6-3
3. 32 pin QFP	6-3
4. 24 pin QFP with formed lead	6-4
5. 32 pin QFP with formed lead	6-4

Package Data


T-90-20

Package Outline

Unit: mm


24pin QFP (QFP-24M-S01)

24pin QFP (Metal) 0.3g




32pin QFP (QFP-32M-S01)

32pin QFP (Metal) 0.2g



24pin QFP (QFP-24M-L02)


24pin QFP (Metal) 0.3g



T-90-20

32pin QFP (QFP-32M-L02)


32pin QFP (Metal) 0.2g



SONY NAME	QFP-32M-L02
EIAJ NAME	XQFP032-M-0000-C
JEDEC CODE	

32pin QFP (QFP-32C-L01)

32pin QFP (Ceramic)



SONY NAME	QFP-32C-L01
EIAJ NAME	XQFP032-G-0000-A
JEDEC CODE	

16pin QFP

