

SONY

CXK5814P

2048-word × 8 bit High Speed CMOS Static RAM

Description

The CXK5814P is a 16,384 bits high speed CMOS static RAM organized as 2,048 words × 8 bits and operates from a single 5V supply.

The CXK5814P is suitable for use in high speed and low power applications in which battery back up for nonvolatility is required.

Features

- Fast access time: 35 ns/45 ns/55 ns (Max.)
- Low power standby: 5 μ W (Typ.)—L-version
100 μ W (Typ.)—Standard version
- Low power operation: 300 mW (Typ.)
- Single +5V supply
- Fully static memory . . . No clock or timing strobe required
- Equal access and cycle time
- Common data input and output: three-state output
- Directly TTL compatible: All inputs and outputs
- Low voltage data retention: 2.0V (Min.)
- High density: 300 mil 24 pin plastic package


Function

2048-word × 8 bit static RAM


Structure

Silicon Gate CMOS IC


Block Diagram



Package Outline



Pin Configuration (Top View)



Symbol	Description
A0 to A10	Address Input
I/O1 to I/O8	Data Input Output
CE	Chip Enable Input
WE	Write Enable Input
OE	Output Enable Input
Vcc	Power Supply
GND	Ground

Absolute Maximum Ratings

(Ta=25°C, GND=0V)

Item	Symbol	Rating	Unit
Power Supply Voltage	Vcc	-0.5* to +7.0	V
Input Voltage	ViN	-0.5* to Vcc+0.5	V
Input and Output Voltage	Vi/o	-0.5* to Vcc+0.5	V
Allowable Power Dissipation	Pd	1.0	W
Operating Temperature	Topr	0 to +70	°C
Storage Temperature	Tstg	-55 to +150	°C
Soldering Temperature	Tsolder	260 • 10	°C • sec

* Vcc, ViN, Vi/o min=-3.5V for 20 ns pulse.

Truth Table

CE	OE	WE	Mode	I/O 1 to I/O 8	Vcc Current
H	X	X	Not Selected	High Z	IsB1, IsB2
L	H	H	Output Disable	High Z	Icc1, Icc2
L	L	H	Read	DOUT	Icc1, Icc2
L	X	L	Write	DIN	Icc1, Icc2

X: "H" or "L"

DC Recommended Operating Conditions

(Ta=0 to +70°C, GND=0V)

Item	Symbol	Min.	Typ.*	Max.	Unit
Power Supply Voltage	Vcc	4.5	5.0	5.5	V
Input High Voltage	ViH	2.2	—	Vcc+0.3	V
Input Low Voltage	ViL	-0.3	—	0.8	V

* Vcc=5V, Ta=25°C

DC and Operating Characteristics(V_{CC}=5V±10%, GND=0V, T_A=0 to +70°C)

Item	Symbol	Test condition	CXK5814P -35/45/55			CXK5814P -35L/45L/55L			Unit	
			Min.	Typ.	Max.	Min.	Typ.	Max.		
Input Leakage Current	I _{IL}	V _{IN} =GND to V _{CC}	-2	—	2	-2	—	2	μA	
Output Leakage Current	I _{LO}	C _E =V _{IH} or O _E =V _{IH} V _{I/O} =GND to V _{CC}	-2	—	2	-2	—	2	μA	
Operating Power Supply Current	I _{CC1}	C _E =V _{IL}	35/35L	—	60	85	—	60	85	mA
		I _{OUT} =0mA	45/45L	—	50	70	—	50	70	mA
		V _{IN} =V _{IH} /V _{IL}	55/55L	—	40	60	—	40	60	mA
Average Operating Current	I _{CC2}	Cycle=Min	35/35L	—	70	95	—	70	95	mA
		Duty=100%	45/45L	—	60	80	—	60	80	mA
		I _{OUT} =0mA	55/55L	—	50	70	—	50	70	mA
Standby Current	I _{SB1}	C _E ≥V _{CC} -0.2V, V _{IN} ≥V _{CC} -0.2V or V _{IN} ≤0.2V	—	0.02	1.0	—	0.001	0.05	mA	
	I _{SB2}	C _E =V _{IH} , V _{IN} =V _{IH} /V _{IL}	—	15	25	—	15	25	mA	
Output High Voltage	V _{OH}	I _{OH} =-4.0 mA	2.4	—	—	2.4	—	—	V	
Output Low Voltage	V _{OL}	I _{OL} =8.0 mA	—	—	0.4	—	—	0.4	V	


Capacitance(T_A=25°C, f=1 MHz)

Item	Symbol	Test Condition	Min.	Max.	Unit
Input Capacitance	C _{IN}	V _{IN} =0V	—	5	pF
Input/Output Capacitance	C _{I/O}	V _{I/O} =0V	—	7	pF


Note) This parameter is sampled and is not 100% tested.**AC Operating Characteristics****• AC Test condition**(V_{CC}=5V±10%, T_A=0 to +70°C)

Item	Condition
Input Pulse High Level	V _{IH} =3.0V
Input Pulse Low Level	V _{IL} =0V
Input Rise Time	t _R =5 ns
Input Fall Time	t _F =5 ns
Input and Output Timing Reference Level	1.5V
Output Load	Fig. 1

Output Load (1)



Output Load (2)**



* including scope and jig

** for t_{LZ}, t_{HZ}, t_{OHZ}, t_{OLZ}, t_{OHW}, t_{WHZ}**Fig. 1**


Read Cycle

Item	Symbol	CXK5814P -35/35L		CXK5814P -45/45L		CXK5814P -55/55L		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle Time	t _{RC}	35	—	45	—	55	—	ns
Address Access Time	t _{AA}	—	35	—	45	—	55	ns
Chip Enable Access Time	t _{CO}	—	35	—	45	—	55	ns
Output Enable to Output Valid	t _{OE}	—	20	—	20	—	25	ns
Output Hold from Address Change	t _{OH}	5	—	5	—	5	—	ns
Chip Enable to Output in Low Z (CE)	t _{LZ*}	5	—	5	—	5	—	ns
Output Enable to Output in Low Z (OE)	t _{OLZ*}	0	—	0	—	0	—	ns
Chip Disable to Output in High Z (CE)	t _{HZ*}	0	20	0	20	0	20	ns
Output Disable to Output in High Z (OE)	t _{OHZ*}	0	15	0	15	0	20	ns
Chip Enable to Power Up Time	t _{PU}	0	—	0	—	0	—	ns
Chip Disable to Power Down Time	t _{PD}	—	30	—	30	—	30	ns


Write Cycle

Item	Symbol	CXK5814P -35/35L		CXK5814P -45/45L		CXK5814P -55/55L		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle Time	t _{WC}	35	—	45	—	55	—	ns
Address Valid to End of Write	t _{AW}	30	—	40	—	50	—	ns
Chip Enable to End of Write	t _{CW}	30	—	40	—	50	—	ns
Data to Write Time Overlap	t _{DW}	15	—	20	—	25	—	ns
Data Hold from Write Time	t _{DH}	0	—	0	—	0	—	ns
Write Pulse Width	t _{WP}	30	—	35	—	40	—	ns
Address Setup Time	t _{AS}	0	—	0	—	0	—	ns
Write Recovery Time	t _{WR}	0	—	0	—	0	—	ns
Output Active from End of Write	t _{OW*}	5	—	5	—	5	—	ns
Write to Output in High Z	t _{WHZ*}	0	20	0	20	0	20	ns


*Note) Transition is measured ± 500 mV from steady state voltage with specified loading in Fig. 1. These parameters are sampled and not 100% tested.

Timing Waveform**(1) Read Cycle [$\overline{WE} = V_{IH}$]****(2) Write Cycle**

- Write Cycle No.1: [$\overline{OE} = V_{IL}$ or V_{IH}] (*1)



- Write Cycle No.2: [$\overline{OE} = V_{IL}$ or V_{IH} , $\overline{CE} = V_{IL}$] (*1)



* Notes)

1. If \overline{OE} is high, output remains in a high impedance state.
2. A write occurs during the low overlap of \overline{CE} and \overline{WE} .
3. t_{WR} is measured from the earlier of \overline{CE} or \overline{WE} going high to the end of write cycle.
4. If \overline{CE} low transition occurs simultaneously with the \overline{WE} low transition or after the \overline{WE} transition, output remains in a high impedance state.
5. During this period, I/O pins are in the output state so that the input signals of opposite phase to the output must not be applied.


Data Retention Characteristics







(Ta=0 to +70°C)

Item	Symbol	Test condition	CXK5814P -35/45/55			CXK5814P -35L/45L/55L			Unit
			Min.	Typ.	Max.	Min.	Typ.	Max.	
Data Retention Voltage	V _{DR}	$\overline{CE} \geq V_{cc} - 0.2V$	2.0	5.0	5.5	2.0	5.0	5.5	V
Data Retention Current	ICCDR1	$\overline{CE} \geq V_{cc} - 0.2V$, $V_{cc} = 3.0V$		12	600		0.6	30	μA
	ICCDR2	$V_{IN} \leq 0.2V$ or $V_{cc} = 2.0$ $V_{IN} \geq V_{cc} - 0.2V$ to 5.5V		20	1000		1.0	50	μA
Data Retention Set up Time	t _{CDRS}	Chip disable to data retention mode	0			0			ns
Recovery Time	t _R		t _{RC*}			t _{RC*}			ns


*t_{RC}: Read Cycle Time

Data Retention Waveform







**Access time vs.
Supply voltage**




**Access time vs.
Ambient temperature**




**Access time vs.
Load capacitance**



**Input voltage vs.
Supply voltage**



**Output current vs.
Output voltage**



**Output current vs.
Output voltage**

