



Low Cost 20-Pin Frequency Generator

General Description

The **AV9155A** is a low cost frequency generator designed specifically for desktop and notebook PC applications. Its CPU clocks provide all necessary CPU frequencies for 286, 386 and 486 systems, including support for the latest speeds of processors. The device uses a 14.318 MHz crystal to generate the CU and all peripheral clocks for integrated desktop motherboards.

The dual 14.318 MHz clock outputs allows one output for the system and one to be the input to an ICS graphics frequency generator such as the AV9194.

The CPU clock offers the unique feature of smooth, glitch-free transitions from one frequency to the next, making this ideal device to use whenever slowing the CPU speed. The **AV9155A** makes a gradual transition between frequencies, so that it obeys the Intel cycle-to-cycle timing specification for 486 systems. The simultaneous 2X and 1X CPU clocks offer controlled skew to within 1.5ns (max) of each other.

ICS offers several versions of the **AV9155A**. The different devices are shown below:


PART	DESCRIPTION
AV9155A-01	Motherboard clock generator with 16 MHz BUS CLK
AV9155A-02	Motherboard clock generator with 32 MHz BUS CLK
AV9155A-03	Special frequencies for both 386 and 486 CPUs
AV9155A-23	Includes Pentium™ frequencies
AV9155A-36	Features a special 40 MHz SCSI clock

Features

- Compatible with 286, 386, and 486 CPUs
- Supports turbo modes
- Generates communications clock, keyboard clock, floppy disk clock, system reference clock, bus clock and CPU clock
- Output enable tristates outputs
- Up to 100 MHz at 5V, 66.6 MHz at 3.3V
- 20-pin DIP or SOIC
- All loop filter components internal
- Skew-controlled 2X and 1X CPU clocks
- Power-down option

ICS has been shipping motherboard frequency generators since April 1990, and is the leader in the area of multiple output clocks on a single chip. The **AV9155A** is a third generation device, and uses ICS's patented analog CMOS phase-locked loop technology for low phase jitter. ICS offers a broad family of frequency generators for motherboards, graphics and other applications, including cost-effective versions with only one or two output clocks. Consult ICS for all of your clock generation needs.

Block Diagram




Pentium is a trademark of Intel Corporation.

AV9155ARevA092794




AV9155A

Pin Configuration



20-Pin DIP or SOIC
K-4, K-7



20-Pin DIP or SOIC
K-4, K-7

Pin Descriptions for AV9155A-01, -02

PIN NUMBER	PIN NAME	TYPE	DESCRIPTION
1	1.843 MHz	Output	1.84 MHz clock output
2	X2	Output	CRYSTAL connection
3	X1	Input	CRYSTAL connection
4	VDD	-	DIGITAL POWER SUPPLY (+5V)
5	GND	-	Digital GROUND
6	16 MHz/32 MHz	Output	16 MHz (AV9155-01) or 32 MHz (AV9155-02) clock output
7	24 MHz	Output	24 MHz floppy disk/combination I/O clock output
8	12 MHz	Output	12 MHz keyboard clock output
9	AGND	-	ANALOG GROUND (original version)
10	OE	Input	OUTPUT ENABLE. Tristates all outputs when low. (Has internal pull-up.)
11	SCLK22	Input	CPU CLOCK frequency SELECT #2. (Has internal pull-up.)
12	AVDD	-	ANALOG POWER SUPPLY (+5V)
12	PD	Input	POWER-DOWN. Shuts off entire chip when low. (Has internal pull-up.)
13	14.318 MHz	Output	14.318 MHz reference clock output
14	14.318 MHz	Output	14.318 MHz reference clock output
15	GND	-	Digital GROUND
16	VDD	-	DIGITAL POWER SUPPLY (+5V)
17	2XCPU	Output	2X CPU clock output
18	CPU	Output	1X CPU clock output
19	SCLK21	Input	CPU CLOCK frequency SELECT #1. (Has internal pull-up.)
20	SCLK20	Input	CPU CLOCK frequency SELECT #0. (Has internal pull-up.)

**Decoding and Clock Tables AV9155A-01**

(using 14.318 MHz input. All frequencies in MHz.)

CLOCK#2 CPU and 2XCPU

SCLK22 (Pin 11)	SCLK21 (Pin 19)	SCLK20 (Pin 20)	2XCPU (Pin 17)	CPU (Pin 18)
0	0	0	8	4
0	0	1	16	8
0	1	0	32	16
0	1	1	40	20
1	0	0	50	25
1	0	1	66.66	33.33
1	1	0	80*	40*
1	1	1	100*	50*

* 5V only

Decoding and Clock Tables AV9155A-02

(using 14.318 MHz input. All frequencies in MHz.)

CLOCK#2 CPU and 2XCPU

SCLK22 (Pin 11)	SCLK21 (Pin 19)	SCLK20 (Pin 20)	2XCPU (Pin 17)	CPU (Pin 18)
0	0	0	8	4
0	0	1	16	8
0	1	0	32	16
0	1	1	40	20
1	0	0	50	25
1	0	1	66.66	33.33
1	1	0	80*	40*
1	1	1	100*	50*

* 5V only

Frequency Transitions

A key feature of the **AV9155A** is its ability to provide smooth, glitch-free frequency transitions on the CPU and 2XCPU clocks when the frequency select pins are changed. These frequency transitions do not violate the Intel 486 specification of less than 0.1% frequency change per clock period.

PERIPHERAL CLOCKS

COMMCLK (Pin 1)	BUSCLK (Pin 6)	FDCLK (Pin 7)	KBCLK (Pin 8)
1.843	16	24	12

REFERENCE CLOCKS

REFCLK1 (Pin 13)	REFCLK2 (Pin 14)
14.318	14.318

PERIPHERAL CLOCKS

COMMCLK (Pin 1)	BUSCLK (Pin 6)	FDCLK (Pin 7)	KBCLK (Pin 8)
1.843	32	24	12

REFERENCE CLOCKS

REFCLK1 (Pin 13)	REFCLK2 (Pin 14)
14.318	14.318


Using an Input Clock as Reference

The **AV9155A** is designed to accept a 14.318 MHz crystal as the input reference. With some external changes, it is possible to use a crystal oscillator or clock input. Please see application note AAN04 for details on driving the **AV9155A** with a clock.



AV9155A

Pin Configuration



20-Pin DIP or SOIC
K-4, K-7

Pin Descriptions for AV9155A-03

PIN NUMBER	PIN NAME	TYPE	DESCRIPTION
1	6 MHz	Output	6 MHz clock output
2	X2	Output	CRYSTAL connection
3	X1	Input	CRYSTAL connection
4	VDD	-	DIGITAL POWER SUPPLY (+5V)
5	GND	-	Digital GROUND
6	24 MHz	Output	24 MHz (-03) floppy disk
7	16 MHz	Output	16 MHz (-03) bus clock output
8	8 MHz	Output	8 MHz (-23) keyboard clock output
9	AGND	-	ANALOG GROUND
10	OE	Input	OUTPUT ENABLE. Tristates all outputs when low. (Has internal pull-up.)
11	SCLK23	Input	CPU CLOCK frequency. (Has internal pull-up.)
12	$\overline{PD}$	Input	POWER-DOWN. Shuts off entire chip when low. (Has internal pull-up.)
13	14.318 MHz	Output	14.318 MHz reference clock output
14	14.318 MHz	Output	14.318 MHz reference clock output
15	GND	-	Digital GROUND
16	VDD	-	DIGITAL POWER SUPPLY (+5V)
17	CPU	Output	CPU clock output/2XCPU clock output
18	SCLK22	Input	CPU CLOCK frequency SELECT #2. (Has internal pull-up.)
19	SCLK21	Input	CPU CLOCK frequency SELECT #1. (Has internal pull-up.)
20	SCLK20	Input	CPU CLOCK frequency SELECT #0. (Has internal pull-up.)

**Decoding and Clock Tables AV9155A-03**

(using 14.318 MHz input. All frequencies in MHz.)

CLOCK#2 CPU

SCLK23 (Pin 11)	SCLK22 (Pin 18)	SCLK21 (Pin 19)	SCLK20 (Pin 20)	CPU (Pin 17)
0	0	0	0	16
0	0	0	1	40
0	0	1	0	50
0	0	1	1	80*
0	1	0	0	66.66
0	1	0	1	100*
0	1	1	0	8
0	1	1	1	4
1	0	0	0	8
1	0	0	1	20
1	0	1	0	25
1	0	1	1	40
1	1	0	0	33.3
1	1	0	1	50
1	1	1	0	4
1	1	1	1	2

486

386

* 5V only

Smooth, glitch-free frequency transitions are guaranteed if the state of SCLK23 (pin 11) is not changed (smooth transitions are guaranteed in either the top or bottom half of the frequency decode table).

PERIPHERAL CLOCKS

COMMCLK (Pin 1)	BUSCLK (Pin 7)	FDCLK (Pin 6)	KBCLK (Pin 8)
6 MHz	16 MHz	24 MHz	8 MHz


REFERENCE CLOCKS

REFCLK1 (Pin 13)	REFCLK2 (Pin 14)
14.318	14.318




AV9155A

Pin Configuration



**20-Pin DIP or SOIC
K-4, K-7**



**20-Pin DIP or SOIC
K-4, K-7**

Pin Descriptions for AV9155-23, -36

PIN NUMBER	PIN NAME	TYPE	DESCRIPTION
1	1.843/40 MHz	Output	1.84 MHz 40 MHz SCSI clock output
2	X2	Output	CRYSTAL connection
3	X1	Input	CRYSTAL connection
4	VDD	-	DIGITAL POWER SUPPLY (+5V)
5	GND	-	Digital GROUND
6	16 MHz/15 MHz	Output	16 MHz/15 MHz clock output
7	24 MHz	Output	24 MHz floppy disk/combination I/O clock output
8	12 MHz	Output	12 MHz keyboard clock output
9	AGND	-	ANALOG GROUND (original version)
10	OE	Input	OUTPUT ENABLE. Tristates all outputs when low. (Has internal pull-up.)
11	SCLK22	Input	CPU CLOCK frequency SELECT #2. (-23 has internal pull-up.)
12	AVDD	-	ANALOG POWER SUPPLY (+5V)
12	PD	Input	POWER-DOWN. Shuts off entire chip when low. (Has internal pull-up.)
13	14.318 MHz	Output	14.318 MHz reference clock output
14	14.318 MHz	Output	14.318 MHz reference clock output
15	GND	-	Digital GROUND
16	VDD	-	DIGITAL POWER SUPPLY (+5V)
17	2XCPU	Output	2X CPU clock output
18	CPU	Output	1X CPU clock output
19	SCLK21	Input	CPU CLOCK frequency SELECT #1. (-23 has internal pull-up.)
20	SCLK20	Input	CPU CLOCK frequency SELECT #0. (-23 has internal pull-up.)

**Decoding and Clock Tables AV9155A-23**

(using 14.318 MHz input. All frequencies in MHz.)

CLOCK#2 CPU and 2XCPU

SCLK22 (Pin 11)	SCLK21 (Pin 19)	SCLK20 (Pin 20)	2XCPU (Pin 17)	CPU (Pin 18)
0	0	0	75*	37.5*
0	0	1	32	16
0	1	0	60	30
0	1	1	40	20
1	0	0	50	25
1	0	1	66.66	33.33
1	1	0	80*	40*
1	1	1	52	26

* 5V only

Decoding and Clock Tables AV9155A-36

(using 14.318 MHz input. All frequencies in MHz.)

CLOCK#2 CPU and 2XCPU

SCLK22 (Pin 11)	SCLK21 (Pin 19)	SCLK20 (Pin 20)	2XCPU (Pin 17)	CPU (Pin 18)
0	0	0	8	4
0	0	1	16	8
0	1	0	60	30
0	1	1	40	20
1	0	0	50	25
1	0	1	66.66	33.33
1	1	0	80*	40*
1	1	1	100*	50*

* 5V only

PERIPHERAL CLOCKS

COMMCLK (Pin 1)	BUSCLK (Pin 6)	FDCLK (Pin 7)	KBCLK (Pin 8)
1.843	16	24	12

REFERENCE CLOCKS

REFCLK1 (Pin 13)	REFCLK2 (Pin 14)
14.318	14.318

PERIPHERAL CLOCKS

SCSCLK (Pin 1)	BUSCLK (Pin 6)	FDCLK (Pin 7)	KBCLK (Pin 8)
40	15	24	12

REFERENCE CLOCKS

REFCLK1 (Pin 13)	REFCLK2 (Pin 14)
14.318	14.318

Absolute Maximum Ratings

AVDD, VDD referenced to GND 7V
Operating temperature under bias 0°C to +70°C
Storage temperature -40°C to +150°C
Voltage on I/O pins referenced to GND. GND -0.5V to VDD +0.5V
Power dissipation 0.5 Watts

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.



AV9155A

Electrical Characteristics

$V_{DD} = +5V \pm 10\%$, $T_A = 0^\circ C$ to $70^\circ C$ unless otherwise stated

DC Characteristics						
PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Input Low Voltage	V_{IL}	$V_{DD} = 5V$			0.8	V
Input High Voltage	V_{IH}	$V_{DD} = 5V$	2.0			V
Input Low Current	I_{IL}	$V_{IN} = 0V$			-5	μA
Input High Current	I_{IH}	$V_{IN} = V_{DD}$			5	μA
Output Low Voltage	V_{OL}	$I_{OL} = 4mA$			0.4	V
Output High Voltage	V_{OH}	$I_{OH} = -1mA$, $V_{DD} = 5.0V$	$V_{DD} - .4V$			V
Output High Voltage	V_{OH}	$I_{OH} = -4mA$, $V_{DD} = 5.0V$	$V_{DD} - .8V$			V
Output High Voltage	V_{OH}	$I_{OH} = -8mA$	2.4			V
Supply Current	I_{CC}	No load ¹		40		mA
Supply Current, Power-Down	I_{CDSTBY}	No load		35	70	μA
Output Frequency Change over Supply and Temperature	F_D	With respect to typical frequency		0.002	0.01	%
Short circuit current	I_{SC}	Each output clock	25	40		mA
Pull-up resistor value	R_{PU}	Pin 10 (and 12, U only)		680		$k\Omega$
Input Capacitance	C_i	Except X1, X2			10	pF
Load Capacitance	C_L	Pins X1, X2		20		pF
AC Characteristics						
Output Rise time, 0.8 to 2.0V	t_r	25pf load	-	1	2	ns
Rise time, 20% to 80% V_{DD}	t_r	25pf load	-	2	4	ns
Output Fall time, 2.0 to 0.8V	t_f	25pf load	-	1	2	ns
Fall time, 80% to 20% V_{DD}	t_f	25pf load	-	2	4	ns
Duty cycle	d_t	25pf load	40/60	48/52	60/40	%
Duty cycle, reference clocks	d_t	25pf load	40/60	43/57	60/40	%
Jitter, one sigma	f_{j1s}	As compared with clock period		0.8	2.5	%
Jitter, absolute	t_{jab}	16-100 MHz clocks		2	5	%
Jitter, absolute	t_{jab}				700	ps
Input Frequency	f_i			14.318		MHz
Clock skew between CPU and 2XCPU outputs	T_{sk}	(1.0ns max on U parts)		1	1.5	ns
Frequency Transition time	t_{ft}	From 8 to 100 MHz		15	20	ms

Notes:

1. All clocks on AV9155A-01 running at highest possible frequencies. Power supply current can change substantially with different mask configurations. Consult ICS.

**Actual Output Frequencies**

(using 14.318 MHz input. All frequencies in MHz.)

AV9155A-01 and AV9155-02**CLOCK#2 CPU and 2XCPU**

SCLK22 (Pin 11)	SCLK21 (Pin 19)	SCLK20 (Pin 20)	2XCPU (Pin 17)	CPU (Pin 18)
0	0	0	7.50	3.75
0	0	1	15.51	7.76
0	1	0	32.22	16.11
0	1	1	40.09	20.05
1	0	0	50.11	25.06
1	0	1	66.82	33.41
1	1	0	80.18*	40.09*
1	1	1	100.23*	50.11*

* 5V only

PERIPHERAL CLOCKS

COMMCLK (Pin 1)	BUSCLK (Pin 6)	FDCLK (Pin 7)	KBCLK (Pin 8)
1.846	32.01 or 16.00	24.00	12.00

AV9155A-03**CLOCK#2 CPU**

SCLK23 (Pin 11)	SCLK22 (Pin 18)	SCLK21 (Pin 19)	SCLK20 (Pin 20)	CPU (Pin 17)
0	0	0	0	15.51
0	0	0	1	40.09
0	0	1	0	50.11
0	0	1	1	80.18*
0	1	0	0	66.82
0	1	0	1	100.23*
0	1	1	0	7.58
0	1	1	1	4.30
1	0	0	0	7.76
1	0	0	1	20.05
1	0	1	0	25.06
1	0	1	1	40.09
1	1	0	0	33.41
1	1	0	1	50.11
1	1	1	0	3.79
1	1	1	1	2.15

* 5V only

PERIPHERAL CLOCKS

COMMCLK (Pin 1)	BUSCLK (Pin 7)	FDCLK (Pin 6)	KBCLK (Pin 8)
6.00	16.00	24.00	8.00

AV9155A-23**CPU CLOCK**

SCLK22 (Pin 11)	SCLK21 (Pin 19)	SCLK20 (Pin 20)	2XCPU (Pin 17)	CPU (Pin 18)
0	0	0	75.170*	37.585*
0	0	1	31.940	15.970
0	1	0	60.136	30.068
0	1	1	40.090	20.045
1	0	0	50.113	25.057
1	0	1	66.476	33.238
1	1	0	80.181*	40.091*
1	1	1	51.903*	25.952

* 5V only

PERIPHERAL CLOCKS

COMMCLK (Pin 1)	BUSCLK (Pin 6)	FDCLK (Pin 7)	KBCLK (Pin 8)
1.846	16.00	24.00	12.00

AV9155A-36**CPU CLOCK**

SCLK22 (Pin 11)	SCLK21 (Pin 19)	SCLK20 (Pin 20)	2XCPU (Pin 17)	CPU (Pin 18)
0	0	0	8.054	4.027
0	0	1	16.002	8.001
0	1	0	59.875	29.936
0	1	1	39.886	19.943
1	0	0	50.113	25.057
1	0	1	66.476	33.238
1	1	0	80.181*	40.091*
1	1	1	100.226*	50.113*

* 5V only


PERIPHERAL CLOCKS

SCSCLK (Pin 1)	BUSCLK (Pin 7)	FDCLK (Pin 6)	KBCLK (Pin 8)
40.00	15.00	24.00	12.00




AV9155A

AV9155A Recommended External Circuit



NOTES:

1. ICS recommends the use of an isolated ground plane for the **AV9155A**. All grounds shown on this drawing should be connected to this ground plane. This ground plane should be connected to the system ground plane at a single point. Please refer to **AV9155A** Board Layout Diagram.
2. A single power supply connection for all VDD lines at the 2.2μF decoupling capacitor is recommended to reduce interaction of analog and digital circuits. The 0.1μF decoupling capacitors should be located as close to each VDD pin as possible.
3. A 33Ω series termination resistor should be used on any clock output which drives more than one load or drives a long trace (more than about two inches), especially when using high frequencies (>50 MHz). This termination resistor is put in series with the clock output line close to the clock output. It helps improve jitter performance and reduce EMI by damping standing waves caused by impedance mismatches in the output clock circuit trace.
4. The ferrite bead does not enhance the performance of the **AV9155A**, but will reduce EMI radiation from the VDD line.

**AV9155A Recommended Board Layout**

This is the recommended layout for the **AV9155A** to maximize clock performance. Shown are the power and ground connections, the ground plane, and the input/output traces.

Use of the isolated ground plane and power connection, as shown, will prevent stray high frequency ground and system noise from propagating through the device. When compared to using the system ground and power planes, this technique will minimize output clock jitter. The isolated ground plane should be connected to the system ground plane at one point, near the 2.2µF decoupling cap. For lowest jitter performance, this isolated ground plane should be kept away from clock output pins and traces. Keeping the isolated ground plane area as small as possible will minimize EMI radiation. Use a sufficient gap between the isolated ground plane and system ground plane to prevent AC coupling. The ferrite bead in the VDD line optional, but will help reduce EMI.

The traces to distribute the output clocks should be over a system ground or power supply plane. The trace width should be about two times the thickness of the PC board between the trace and the underlying plane. These guidelines help minimize clock jitter and EMI radiation. The traces to distribute power should be as wide as possible.




AV9155A

Ordering Information

AV9155A-01CN20, AV9155A-02CN20, AV9155A-03CN20,
AV9155A-23CN20, AV9155A-36CN20

Example:


ICS XXXX-PPP M X#W



AV9155A-01CW20, AV9155A-02CM20, AV9155A-03CM20,
AV9155A-23CM20, AV9155A-36CM20

Example:

ICS XXXX-PPP M X#W



NOTES:

Tape and reel packaging should be ordered with the suffix T&R. For instance, if the -01 in DIP and tape & reel is required, order the part as AV9155-01CN20T&R.