

SONY**CXB1141Q/Q-Y**

Hex 2 : 1 Multiplexer with D-FF

T-68-11-51

Description




The CXB1141Q is an ultra high speed monolithic ECL IC, which contains six 2 : 1 multiplexers followed by D type flip flops. The data select (SEL) input determines which data is enabled. The selected data is transferred to the flip flops output by the positive transition of clock (C1,C2) inputs. The Master Reset (MR) overrides all other control inputs and turns Q outputs to LOW.

Features

- Typical clock rate up to 2.6 GHz
- Differential outputs
- Internal pull down resistors on input pins to maintain logic LOW level with the pins left open
- ECL 100K compatible I/O levels

Pin Names

DnA, DnB	Data inputs
Qn, Qn	Data outputs
SEL	Data select input
Cn	Clock inputs
MR	Direct Master Reset input
Vcc	Circuit ground
VCCA	Circuit ground for outputs
VEE	Negative power supply

Logic Symbol**Pin Assignment****Truth Table**

Select input	Outputs
SEL	Qn
L	DnA
H	DnB

Note : H ; HIGH voltage Level
L ; LOW voltage Level

SONY®

CXB1141Q/QY

DC Characteristics

T-68-11-51

 $V_{EE} = -4.5V \pm 0.3V$, $V_{CC} = V_{CCA} = GND$, $V_{TT} = -2.0V$, $T_C = 0^\circ C$ to $+85^\circ C$

Item	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Power supply current	I_{EE}		-196	-144	-100	mA

Note: Other DC characteristics; See pages 3-3 and 3-4.

AC Characteristics

 $V_{EE} = -4.5V \pm 0.3V$, $V_{CC} = V_{CCA} = GND$, $V_{TT} = -2.0V$, $T_C = 0^\circ C$ to $+85^\circ C$, $R_T = 50\Omega$ to V_{TT}

Item	Symbol	Input	Output	Test Condition	Min.	Typ.	Max.	Unit		
Propagation delay time	T _{PLH}	Cn	Qn		650	870	1130	ps		
	T _{PHL}				670	900	1170			
	T _{PLH}	MR			780	1050	1370			
	T _{PHL}				780	1050	1370			
Gate-to-Gate skew	T _{SG-G}	Cn				50	100			
Set up time	T _s	D, Cn			100					
		SEL, Cn			300					
Hold time	T _h	Cn, D			150					
		Cn, SEL			- 50					
Release time	T _r	MR, Cn			340					
Min. Pulse width	T _{PW}	MR			610					
Max. Clock frequency	f _{MAX}	Cn		20% to 80%	2.0	2.6		GHz		
Rise time	T _{TLH}					320	420	ps		
Fall time	T _{THL}					290	380			


Note: AC test circuit; See pages 4-3, 4-4 and 4-5.

SONY.

CXB1141Q/QY

Block Diagram

T-68-11-51



Package Data


T-90-20

Package Outline

Unit: mm


24pin QFP (QFP-24M-S01)

24pin QFP (Metal) 0.3g




32pin QFP (QFP-32M-S01)

32pin QFP (Metal) 0.2g



24pin QFP (QFP-24M-L02)


24pin QFP (Metal) 0.3g



T-90-20

32pin QFP (QFP-32M-L02)


32pin QFP (Metal) 0.2g



SONY NAME	QFP-32M-L02
EIAJ NAME	XQFP032-M-0000-C
JEDEC CODE	


32pin QFP (QFP-32C-L01)

32pin QFP (Ceramic)



SONY NAME	QFP-32C-L01
EIAJ NAME	XQFP032-G-0000-A
JEDEC CODE	

16pin QFP



Package Data

Package Data	Page
1. 16 pin QFP	6-3
2. 24 pin QFP	6-3
3. 32 pin QFP	6-3
4. 24 pin QFP with formed lead	6-4
5. 32 pin QFP with formed lead	6-4

Package Data


T-90-20

Package Outline

Unit: mm


24pin QFP (QFP-24M-S01)

24pin QFP (Metal) 0.3g




32pin QFP (QFP-32M-S01)

32pin QFP (Metal) 0.2g



24pin QFP (QFP-24M-L02)


24pin QFP (Metal) 0.3g



T-90-20

32pin QFP (QFP-32M-L02)


32pin QFP (Metal) 0.2g



SONY NAME	QFP-32M-L02
EIAJ NAME	XQFP032-M-0000-C
JEDEC CODE	

32pin QFP (QFP-32C-L01)

32pin QFP (Ceramic)



SONY NAME	QFP-32C-L01
EIAJ NAME	XQFP032-G-0000-A
JEDEC CODE	

16pin QFP

