Description

The HMCS412/414/424 Series are HMCS400 Series CMOS 4-bit single-chip microcomputers. Each device incorporates a ROM, RAM, I/O, serial interface, and timer/counter, including high-voltage I/O pins with high-current output pins to directly drive a fluorescent display.

Package

- Standard 42-pin dual-inline plastic package (DP-42)
- 42-pin shrink dual-inline plastic package (DP-42S)
- -44-pin flat plastic package (FP-44A)

Features

- 2048-word × 10-bit ROM (HMCS412) 4096-word × 10-bit ROM (HMCS414/424)
- 160-digit × 4-bit RAM (HMCS412/414)
 256-digit × 4-bit RAM (HMCS424)
- 36 I/O pins including 24 high-voltage I/O pins (40 V max.)
- · Timer/counters
 - -8-bit \times 1 (HMCS412/414)
 - -8-bit \times 2 (HMCS424)
- Clock-synchronous 8-bit serial interface (HMCS424 only)
- Five interrupt sources
 - Two by external sources (HMCS412, 414)
 - One by internal source (HMCS412, 414)
 - -Two by external sources (HMCS424)
 - Three by internal sources (HMCS424)
- Subroutine stack up to 16 levels including interrupts
- Low-power dissipation modes
 - --- Standby mode
 - -Stop mode
- · On-chip oscillator
 - Crystal or ceramic oscillator
 - -Resistor (HMCS412C/414C)
 - External clock input

C-type: 5-V operation version


CL-type: 3-V operation version

AC-type: high speed operation version

Ordering Information

| Series | Product Name | Model Name | Package |
|---------|--------------|------------|---------|
| HMCS412 | HMCS412C | HD614121P | DP-42 |
| | | HD614121S | DP-42S |
| | | HD614121H | FP-44A |
| | HMCS412CL | HD614126P | DP-42 |
| | | HD614126S | DP-42\$ |
| | | HD614126H | FP-44A |
| | HMCS412AC | HD614129P | DP-42 |
| | | HD614129S | DP-42S |
| | | HD614129H | FP-44A |
| HMCS414 | HMCS414C | HD614141P | DP-42 |
| | | HD614141S | DP-42S |
| | | HD614141H | FP-44A |
| | HMCS414CL | HD614146P | DP-42 |
| | | HD614146S | DP-42S |
| | | HD614146H | FP-44A |
| | HMCS414AC | HD614149P | DP-42 |
| | | HD614149S | DP-42S |
| | | HD614149H | FP-44A |
| HMCS424 | HMCS424C | HD404240P | DP-42 |
| | | HD404240S | DP-42S |
| | | HD404240H | FP-44A |
| | HMCS424CL | HD40L4240P | DP-42 |
| • | | HD40L4240S | DP-42S |
| | | HD40L4240H | FP-44A |
| | HMCS424AC | HD40A4240P | DP-42 |
| | | HD40A4240S | DP-42S |
| | | HD40A4240H | FP-44A |

Pin Arrangement



Pin Functions

GND, V_{CC} , V_{disp} (Power): GND, V_{CC} and V_{disp} are the power supply pins for the MCU. Connect GND to ground (0 V) and apply the V_{CC} power supply voltage to the V_{CC} pin. The V_{disp} pin (multiplexed with RA_1) is a power supply for high-voltage I/O pins with maximum voltage of 40 V (V_{CC} – 40 V). For details, see the Input/Output section.

TEST (**Test**): $\overline{\text{TEST}}$ is for test purposes only. Connect it to V_{CC} .

RESET (Reset): RESET resets the MCU. For details, see the Reset section.

OSC₁, OSC₂ (Oscillator Connections): OSC₁ and OSC₂ are input pins for the internal oscillator circuit. They can be connected to a crystal, ceramic, or external oscillator circuit. For details, see the Internal Oscillator Circuit section.


 D_0 to D_{14} (D Port): The D port is an input/output port addressed by the bit. These 15 pins are all input/output pins. D_0 to D_3 are standard and D_4 to D_{14} are high-voltage pins. The circuit type for each pin can be selected using a mask option. For details, see the Input/Output section.

R0₀ to R0₃, R1₀ to R1₃, R2₀ to R2₃, R3₀ to R3₃, R4₀ to R4₃, RA₁ (R Ports): R0 to R4 are 4-bit ports. RA is a 1-bit port. R0 is an output port, RA is an input port, and R1 to R4 are I/O ports. R0, R1, R2, and RA are high-voltage ports, and R3 and R4 are standard ports. Each pin has a mask option which selects its circuit type. The pins R3₂ and R3₃ are multiplexed with $\overline{\text{INT}}_0$ and $\overline{\text{INT}}_1$. For HMCS424C/CL/AC, pins R4₀, R4₁, and R4₂ are multiplexed with $\overline{\text{SCK}}$, SI, and SO, respectively. For details, see the Input/Output section.

 $\overline{INT_0}$, $\overline{INT_1}$ (Interrupts): $\overline{INT_0}$ and $\overline{INT_1}$ are external interrupts for the MCU. $\overline{INT_1}$ can be used as an external event input pin for timer B. $\overline{INT_0}$ and $\overline{INT_1}$ are multiplexed with R3₂ and R3₃, respectively. For details, see the Interrupt section.

SCK, SI, SO: Only applicable to the HMCS424C/CL/AC. The transmit clock I/O pin (SCK), serial data input pin (SI), and serial data output pin (SO) are used for serial interface. SCK, SI, and SO are multiplexed with R4₀, R4₁, and R4₂, respectively. For details, see the Serial Interface section.

Block Diagram



Memory Map

ROM Memory Map

The MCU contains the following ROM size shown in table 1. The ROM is described in the following paragraphs with the ROM memory map in figure 1.

Vector Address Area (\$0000 to \$000F): Locations \$0000 through \$000F can be used for JMPL instructions to branch to the starting address of the initialization program and the interrupt programs. After reset or an interrupt, the program is executed from the vector address.

Zero-Page Subroutine Area (\$0000 to \$003F): Locations \$0000 through \$003F can be used for subroutines. The CAL instruction branches to these subroutines.

Pattern Area

\$0000 to \$07FF (HMCS412C/CL/AC); \$0000 to \$0FFF (HMCS414C/CL/AC, HMCS424C/CL/AC): These locations can be used for ROM data. The P instruction allows reference to the ROM data as a pattern.

Program Area \$0000 to \$07FF (HMCS412C/CL/AC); \$0000 to \$0FFF (HMCS414C/CL/AC, HMCS424C/CL/

\$0FFF (HMCS414C/CL/AC, HMCS424C/CL/AC): These locations can be used for program code.

Table 1 ROM Size

| Series Name | ROM Size | |
|----------------|--------------------|--|
| HMCS412C/CL/AC | 2048-word × 10-bit | |
| HMCS414C/CL/AC | 4096-word × 10-bit | |
| HMCS424C/CL/AC | | |

Table 2 RAM Size

| Series Name | RAM Size | |
|----------------|-------------------|--|
| HMCS412C/CL/AC | 160-digit × 4-bit | |
| HMCS414C/CL/AC | | |
| HMCS424C/CL/AC | 256-digit × 4-bit | |




Figure 1 ROM Memory Map

RAM Memory Map

The MCU also contains the following RAM size shown in table 2 as the data and stack area. In addition to these areas, interrupt control bits and special function registers are also mapped on the RAM memory space. The RAM memory map (figure 2) is described in the following paragraphs.

Interrupt Control Bits Area (\$000 to \$003): The interrupt control bits area (figure 3) is used for interrupt control. It is accessible only by RAM bit manipulation instructions. However, the interrupt request flag cannot be set by software. The RSP bit is used only to reset the stack pointer.

Special Function Registers Area (\$004 to \$00B): The special function registers are the mode or data registers for the external interrupt, the serial interface, and the timer/counters. These registers are classified into three types: write-only, read-only, and read/write, as shown in figure 2. These

registers cannot be accessed by RAM bit manipulation instructions.

Data Area (\$020 to \$07F (HMCS412C/CL/AC, HMCS414C/CL/AC); \$020 to \$0DF (HMCS424C/CL/AC)): The 16 digits of \$020 through \$02F are called memory registers (MR) and are accessible by the LAMR and XMRA instructions (figure 4).

Stack Area (\$3C0 to \$3FF): Locations \$3C0 through \$3FF are reserved for LIFO stacks to save the contents of the program counter (PC), status flag (ST), and carry flag (CA) when subroutine calls (CAL or CALL instruction) and interrupts are processed. This area can be used as a 16-level nesting stack in which one level requires 4 digits. Figure 4 shows the save condition. The program counter is restored by the RTN and RTNI instructions. The status flag and carry flag are restored only by the RTNI instruction. This area, when not used for a stack, is available as a data area.




Figure 2 RAM Memory Map

| | Bit 3 | Bit 2 | Bit 1 | Bit 0 | |
|---|----------------------------------|----------------------------------|----------------------------------|----------------------------------|-------|
| 0 | IMO (IM of INT ₀) | IFO (IF of INT ₀) | RSP (Reset SP bit) | IE (Interrupt enable flag) | \$000 |
| 1 | IMTA* (IM of timer A) | IFTA* (IF of timer A) | IM1 (IM of INT ₁) | IF1 (IF of INT ₁) | \$001 |
| 2 | Not used | Not used | IMTB (IM of timer B) | IFTB (IF of timer B) | \$002 |
| 3 | Not used | Not used | IMS* (IM of serial) | IFS* (IF of serial) | \$003 |


IF: Interrupt request flagIM: Interrupt maskIE: Interrupt enable flag

SP: Stack pointer

Note: Each bit of the interrupt control bits area is set by the SEM/SEMD instruction, reset by the REM/REMD instruction, and tested by the TM/TMD instruction. It is not affected by other instructions. Furthermore, the interrupt request flag is not affected by the SEM/SEMD instruction. The value of the status flag becomes invalid when the RSP bit or the unusable bits are tested by the TM or TMD instruction.

* Only applicable for the HMCS424C/CL/AC.

Figure 3 Configuration of Interrupt Control Bits Area



PC₁₃ to PC₀: Program counter

ST: Status flag CA: Carry flag

Notes: 1. Since HMCS412C/CL/AC have 2 k ROM, $\overline{PC_{11}}$, $\overline{PC_{12}}$, and $\overline{PC_{13}}$ are not used.

2. Since HMCS414C/CL/AC and HMCS424C/CL/AC have 4 k ROM, PC₁₂ and PC₁₃

are not used.

Figure 4 Configuration of Memory Registers, Stack Area, and Stack Position

Functional Description

Registers and Flags

The MCU has nine registers and two flags for the CPU operations (figure 5).

Accumulator (A), B Register (B): The 4-bit accumulator and B register hold the results of the arithmetic logic unit (ALU), and transfer data to/from memory, I/O, and other registers.

W Register (W), X Register (X), Y Register (Y): The 2-bit write-only W register, and the 4-bit X and Y registers are used for indirect addressing of RAM. The Y register is also used for D port addressing.

SPX Register (SPX), SPY Register (SPY): The 4-bit registers SPX and SPY are used to assist the X and Y registers, respectively.

Carry Flag (CA): The carry flag (CA) stores the

overflow from the ALU generated by an arithmetic operation. It is also affected by the SEC, REC, ROTL, and ROTR instructions.

During an interrupt, the carry flag is pushed onto the stack. It is restored by the RTNI instruction, but not by the RTN instruction.

Status Flag (ST): The status flag (ST) holds the ALU overflow, ALU non-zero, and the results of a bit test instruction for the arithmetic or compare instructions. It is a branch condition of the BR, BRL, CAL, or CALL instruction. The value of the status flag remains unchanged until the next arithmetic, compare, or bit test instruction is executed. The status flag becomes a 1 after the BR, BRL, CAL, or CALL instruction is executed or not. During an interrupt, the status flag is pushed onto the stack and restored back from the stack by the RTNI instruction, but not by the RTN instruction.




Figure 5 Registers and Flags

Program Counter (PC): The program counter is a 14-bit binary counter which controls the sequence in which the instructions stored in ROM are executed.

Stack Pointer (SP): The stack pointer (SP) is used to point to the address of the next stacking area (up to 16 levels).

The stack pointer is initialized to RAM address \$3FF. It is decremented by 4 when data is pushed onto the stack, and incremented by 4 when data is restored from it. The stack can only be used up to 16 levels deep because the upper 4 bits of the stack pointer are fixed at 1111.

The stack pointer is initialized to \$3FF by either MCU reset or the RSP bit reset by the REM/REMD instruction.

Interrupts

Three interrupt sources are available on the MCU of HMCS412C/CL/AC and HMCS414C/CL/AC. They are two external requests ($\overline{INT_0}$, $\overline{INT_1}$) and one timer/counter (timer B). HMCS424C/CL/AC has five interrupt sources: the three sources stated above, timer A and serial interface (serial). For each source, an interrupt request flag (IF), interrupt mask (IM), and interrupt vector addresses are provided to control and maintain the interrupt request. The interrupt enable flag (IE) is also used to control interrupt operations.

Interrupt Control Bits and Interrupt Servicing: The interrupt control bits are mapped on \$000 through \$003 of the RAM space. They are accessible by RAM bit manipulation instructions. (The interrupt request flag (IF) cannot be set by software.) The interrupt enable flag (IE) and IF are cleared to 0, and the interrupt mask (IM) is set to 1 by MCU reset.

Table 3 Vector Addresses and Interrupt Priority

| Priority | Vector Addresses |
|----------|------------------|
| | \$0000 |
| 1 | \$0002 |
| 2 | \$0004 |
| 3 | \$0006 |
| 4 | \$0008 |
| 5 | \$000C |
| | 1 2 3 4 |

Note: * Only applicable for the HMCS424C/CL/AC.

Table 4 Interrupt Conditions

| INT ₀ | ĬNT ₁ | Timer A*1 | Timer B | Serial*1 |
|------------------|------------------|-------------------------------------|---|---|
| 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 0 |
| * | 1 | 0 | 0 | 0 |
| * | * | 1 | 0 | 0 |
| * | * | * | 1 | 0 |
| * | * | * | * | 1 |
| | 1 1 * * * * * * | INT ₀ INT ₁ 1 | INT ₀ INT ₁ Timer A*1 1 1 1 1 0 0 * 1 0 * 1 0 * * 1 * * * * * * | INT ₀ INT ₁ Timer A*1 Timer B 1 1 1 1 1 0 0 0 * 1 0 0 * * 1 0 * * 1 0 * * 1 * * * * * |

Notes: * Don't care

^{*1} Only applicable for the HMCS424C/CL/AC.

Figure 6 is a block diagram of the interrupt control circuit. Table 3 shows the interrupt priority and vector addresses, and table 4 shows the interrupt conditions corresponding to each interrupt source.

The interrupt request is generated when the IF is set to 1 and IM is 0. If the IE is 1 at this time, the interrupt will be activated and vector addresses will be generated from the priority PLA corresponding to the interrupt sources.

Figure 7 shows the interrupt processing sequence, and figure 8 shows the interrupt processing flow-

chart. If an interrupt is requested, the instruction being executed finishes in the first cycle. The IE is reset in the second cycle. In the second and third cycles, the carry flag, status flag, and program counter are pushed onto the stack. In the third cycle, the instruction is re-executed after jumping to the vector address.

In each vector address, program the JMPL instruction to branch to the starting address of the interrupt program. The IF which caused the interrupt must be reset by software in the interrupt program.




Figure 6 Interrupt Control Circuit Block diagram




Figure 7 Interrupt Processing Sequence




Figure 8 Interrupt Processing Flowchart

Interrupt Enable Flag (IE: \$000, Bit 0): The interrupt enable flag enables/disables interrupt requests as shown in table 5. It is reset by an interrupt and set by the RTNI instruction.

External Interrupts ($\overline{INT_0}$, $\overline{INT_1}$): The external interrupt request inputs ($\overline{INT_0}$, $\overline{INT_1}$) can be selected by the port mode register (PMR: \$004). Setting bit 3 and bit 2 of PMR causes R3₃/ $\overline{INT_1}$ and R3₂/ $\overline{INT_0}$ pins to be used as $\overline{INT_1}$ and $\overline{\overline{INT_0}}$, respectively.

The external interrupt request flags (IF0, IF1) are set at the falling edge of $\overline{INT_0}$ and $\overline{INT_1}$ inputs (table 6).

The $\overline{INT_1}$ input can be used as a clock signal input to timer B, in which timer B counts up at each falling edge of the $\overline{INT_1}$ input. When using $\overline{INT_1}$ as

timer B external event input, the external interrupt mask (IM1) has to be set so that the $\overline{INT_1}$ interrupt request will not be accepted (table 7).

External Interrupt Request Flags (IF0: \$000, Bit 2; IF1: \$001, Bit 0): The external interrupt request flags (IF0, IF1) are set at the falling edge of the $\overline{\text{INT}}_0$, and $\overline{\text{INT}}_1$ inputs, respectively.

External Interrupt Masks (IM0: \$000, Bit 3; IM1: \$001, Bit 1): The external interrupt masks mask the external interrupt requests.

Port Mode Register (PMR: \$004): The 4-bit write-only port mode register controls the $R3_2/\overline{INT_0}$, $R3_3/\overline{INT_1}$, $R4_1/SI$, and $R4_2/SO$ pins as shown in table 8. The port mode register will be initialized to \$0 by MCU reset. These pins are therefore initially used as ports.

Table 5 Interrupt Enable Flag

| ΙE | Interrupt Enabled/Disabled |
|----|----------------------------|
| 0 | Disabled |
| 1 | Enabled |

Table 6 External Interrupt Request Flags

| IFO, IF1 | Interrupt Requests | |
|----------|--------------------|--|
| 0 | No | |
| 1 | Yes | |

Table 7 External Interrupt Masks

| IMO, IM1 | Interrupt Requests | |
|----------|--------------------|---|
| 0 | Enabled | _ |
| 1 | Disabled (masked) | |

Table 8 Port Mode Register

| PMR3 | R3 ₃ /INT ₁ Pin | |
|------|---|--|
| 0 | Used as R3 ₃ port input/output pin | |
| 1 | Used as INT ₁ input pin | |

| PMR2 | R3 ₂ /ĪNT ₀ Pin | |
|------|---|--|
| 0 | Used as R3 ₂ port input/output pin | |
| 1 | Used as INT ₀ input pin | |

| PMR1 | R4 ₁ /SI Pin |
|------|---|
| 0 | Used as R4 ₁ port input/output pin |
| 1 | Used as SI input pin |

| PMR0 | R4 ₂ /SO Pin |
|------|---|
| 0 | Used as R4 ₂ port input/output pin |
| 1 | Used as SO output pin |

Note: PMR0 and PMR1 can be only used by the HMCS424C/CL/AC.

Serial Interface

Only applicable for the HMCS424C/CL/AC. The serial interface is used to transmit/receive 8-bit data serially. It consists of the serial data register, the serial mode register, the octal counter, and the multiplexer, as illustrated in figure 9. Pin R4₀/SCK and the transmit clock signal are controlled by the serial mode register. The contents of the serial data register can be written into or read out by software. The data in the serial data register can be shifted synchronously with the transmit clock signal.

The STS instruction initiates serial interface operations and resets the octal counter to \$0. The counter starts to count at the falling edge of the transmit clock signals (\overline{SCK}) and increments by one at the rising edge of the \overline{SCK} . When the octal counter is reset to \$0 after eight transmit clock signals, or when a transmit/receive operation is discontinued by resetting the octal counter, the serial interrupt request flag will be set.

Serial Mode Register (SMR: \$005): The 4-bit

write-only serial mode register controls the R4₀/SCK, prescaler divide ratio, and transmit clock source, as shown in table 9. The write signal to the serial mode register controls the operating state of the serial interface.

The write signal to the serial mode register stops the serial data register and octal counter from applying the transmit clock, and it also resets the octal counter to \$0 simultaneously. Therefore, when the serial interface is in the transfer state, the write signal causes the serial mode register to cease the data transfer and to set the serial interrupt request flag.

The contents of the serial mode register will be changed on the second instruction cycle after writing into the serial mode register. Therefore, it is necessary to execute the STS instruction after the data in the serial mode register has been changed completely. The serial mode register will be reset to \$0 by MCU reset.




Figure 9 Serial Interface Block Diagram

Serial Data Register (SRL: \$006, SRU: \$007): The 8-bit read/write serial data register consists of a low-order digit (SRL: \$006) and a high-order digit (SRU: \$007).

The data in the serial data register will be output from the SO pin, from LSB to MSB, synchronously with the falling edge of the transmit clock signal. At the same time, external data will be input SI pin to the serial data register, to MSB first, synchronously with the rising edge of the transmit clock. Figure 10 shows the I/O timing chart for the transmit clock signal and the data.

The read/write operations of the serial data register should be performed after the completion of data transmit/receive. Otherwise the data may not be guaranteed.

Table 9 Serial Mode Register

| SMR3 | R4 ₀ /SCK | | |
|------|---|--|--|
| 0 | Used as R4 ₀ port input/output pin | | |
| 1 | Used as SCK input/output pin | | |

Transmit Clock

| SMR2 | SMR1 | SMR0 | R4 ₀ /SCK Port | Clock Source | Prescaler Divide Ratio | System Clock Divide Ratio | |
|------|------|------|---------------------------|----------------|---------------------------|------------------------------|--|
| 0 | 0 | 0 | SCK output | Prescaler | + 2048 | + 4096 | |
| 0 | 0 | 1 | SCK output | Prescaler | + 512 | ÷ 1024 | |
| 0 | 1 | 0 | SCK output | Prescaler | + 128 | + 256 | |
| 0 | 1 | 1 | SCK output | Prescaler | + 32 | + 64 | |
| 1 | 0 | 0 | SCK output | Prescaler | + 8 | + 16 | |
| 1 | 0 | 1 | SCK output | Prescaler | + 2 | + 4 | |
| 1 | 1 | 0 | SCK output | System clock | | + 1 | |
| 1 | 1 | 1 | SCK input | External clock | _ | _ | |




Figure 10 Serial Interface I/O Timing

Serial Interrupt Request Flag (IFS: \$003, Bit 0): The serial interrupt request flag will be set when the octal counter counts eight transmit clock signals, or when data transfer is discontinued by resetting the octal counter. Refer to table 10.

Serial Interrupt Mask (IMS: \$003, Bit 1): The serial interrupt mask masks the interrupt request. Refer to table 11.

Selection and Change of the Operation Mode: Table 12 shows the serial interface operation modes which are determined by a combination of the value in the port mode register and that in the serial mode register. Initialize the serial interface by the write signal to the serial mode register when the operation mode is changed.

Operating State of Serial Interface: The serial interface has three operating states: the STS waiting state, transmit clock wait state, and transfer state, as shown in figure 11.

The STS waiting state is the initialization state of the serial interface internal state. The serial interface is put into this state in one of two ways: either by changing the operation mode through a data change in the port mode register, or by writing data into the serial mode register. In this state, the serial interface does not operate even if the transmit clock is applied. If the STS instruction is executed, the serial interface shifts to the transmit clock wait state.

In transmit wait state the falling edge of the first transmit clock causes the serial interface to shift to the transfer state, while the octal counter counts up and the serial data register shifts simultaneously. If the clock continuous output mode is selected, however, the serial interface stays in the transmit clock wait state while the transmit clock outputs continuously.

The octal counter becomes 000 again after 8 transmit clocks or by the execution of the STS instruction, so that the serial interface returns to the transmit clock wait state, and the serial interrupt request flag is set simultaneously.

When the internal transmit clock is selected, the transmit clock output is triggered by the execution of the STS instruction, and stops after 8 clock.

Example of Transmit Clock Error Detection: The serial interface functions abnormally when the transmit clock is disturbed by external noise. In this case, transmit clock errors can be detected by the procedure shown in figure 12.

If more than 8 transmit clock are applied in the transmit clock wait state, the state of the serial interface shifts in the following sequence: transfer state, transmit clock wait state, and transfer state again. The serial interrupt flag should be reset before entering into the STS state by writing data to SMR. This procedure causes the serial interface request flag to be set again.

Table 10 Serial Interrupt Request Flag

| IFS | Interrupt Request | |
|-----|-------------------|---|
| 0 | No | _ |
| 1 | Yes | _ |

Table 11 Serial Interrupt Mask

| IMS | Interrupt Request | |
|-----|-------------------|--|
| 0 | Enabled | |
| 1 | Disabled (masked) | |

Table 12 Serial Interface Operation Mode

| SMR3 | PMR1 | PMR2 | Serial Interface R2 Operating Mode | |
|------|------|------|---------------------------------------|--|
| 1 | 0 | 0 | Clock continuous output mode | |
| 1 | 0 | 1 | Transmit mode | |
| 1 | 1 | 0 | Receive mode | |
| 1 | 1 | 1 | Transmit/receive mode | |
| | | | | |




Figure 11 Serial Interface Operation State




Table 12 Example of Transmit Clock Error Detection

Timers

The MCU of HMCS412C/CL/AC and HMCS414C/CL/AC contain a prescaler and a timer/counter (timer B) where as one prescaler and two timer/counters (timer A and timer B) are available on the MCU of HMCS424C/CL/AC. The functions of the prescaler and timer/counters are the same as the HMCS404C's. The timer block diagram is shown in figure 13. The prescaler is an 11-bit binary counter, timer A an 8-bit free-running timer, and timer B is an 8-bit auto-reload timer/event counter.

Prescaler: The input to the prescaler is the system clock signal. The prescaler is initialized to \$000 by MCU reset, and it starts to count up by the system clock signal as soon as the RESET input goes to logic 0. The prescaler keeps counting up except at MCU reset and stop mode. The prescaler provides clock signals to timer A, timer B, and the serial interface. The prescaler divide ratio is selected by timer mode register A (TMA), timer mode register B (TMB), and the serial mode register (SMR).

Timer A Operation (Only Applicable for HMCS424C/CL/AC): After timer A is initialized to \$00 by MCU reset, it counts up at every clock input signal. When the next clock signal is applied after timer A counts up to \$FF, timer A is set to \$00 again, and generates an overflow output. This sets the timer A interrupt request flag (IFTA: \$001, bit 2) to 1. Therefore, this timer can function as an interval timer periodically generating overflow output at every 256th clock signal input. The clock input signals to timer A are selected by timer mode register A (TMA: \$008).

Timer B Operation: The timer mode register B (TMB: \$009) selects the auto-reload function, input clock source, and the prescaler divide ratio for timer B. When the external event input is used as an input clock signal to timer B, select $R3_3/\overline{INT_1}$ as $\overline{INT_1}$ and set the external interrupt mask (IM1) to prevent an external interrupt request from occurring.




Figure 13 Timer Block Diagram

Timer B is initialized according to the data written into the timer load register by software. Timer B counts up at every clock input signal. When the next clock signal is applied to timer B after it is set to \$FF, it will generate an overflow output. Then, if the auto-reload function is selected, timer B is initialized to the value of the timer load register. If it is not selected, timer B goes to \$00. The timer B interrupt request flag (IFTB: \$002, bit 0) will be set as this overflow output.

Timer Mode Register A (TMA: \$008): The 3-bit write-only timer mode register A controls the prescaler divide ratio of timer A's clock input as shown in table 13.

The timer mode register A is initialized to \$0 by MCU reset.

Timer Mode Register B (TMB: \$009): 4-bit write-only timer mode register B (TMB) selects the auto-reload function, the prescaler divide ratio, and the source of the clock input signal, as shown in table 14. Timer mode register B is initialized to \$0 by MCU reset.

The operation mode of timer B changes at the

second instruction cycle after timer mode register B is written to. Timer B should be initialized by writing data into the timer load register after the contents of TMB are changed. The configuration and function of timer mode register B is shown in figure 14.

Timer B (TCBL: \$00A, TCBU: \$00B, TLRL: \$00A, TLRU: \$00B): Timer B consists of an 8-bit write-only timer load register and an 8-bit read-only timer counter. Each has a low-order digit (TCBL: \$00A, TLRL: \$00A) and a high-order digit (TCBU: \$00B, TLRU: \$00B) (figure 2).

The timer counter can be initialized by writing data into the timer load register. In this case, write the low-order digit first, and then the high-order digit. The timer counter is initialized when the high-order digit is written. The timer load register is initialized to \$00 by the MCU reset.

The counter value of timer B can be obtained by reading the timer counter. In this case, read the high-order digit first, and then the low-order digit. The count value of the low-order digit is latched at the time when the high-order digit is read.

Auto-Reload Function

Table 13 Timer Mode Register A

| TMA2 | TMA1 | TMA0 | Prescaler Divide Ratio |
|------|------|------|------------------------|
| 0 | 0 | 0 | ÷ 2048 |
| 0 | 0 | 1 | ÷ 1024 |
| 0 | 1 | 0 | + 512 |
| 0 | 1 | 1 | ÷ 128 |
| 1 | 0 | 0 | + 32 |
| 1 | 0 | 1 | + 8 |
| 1 | 1 | 0 | ÷ 4 |
| 1 | 1 | 1 | + 2 |
| | | | |

Table 14 Timer Mode Register B

| | | | -a i allottoli |
|------|------|------|---|
| 0 | No | | |
| 1 | Ye | s | |
| TMB2 | TMB1 | TMB0 | Prescaler Divide Ratio, Clock Input Source |
| 0 | 0 | 0 | + 2048 |
| 0 | 0 | 1 | ÷ 512 |
| 0 | 1 | 0 | ÷ 128 |
| 0 | 1 | 1 | ÷ 32 |
| 1 | 0 | 0 | + 8 |
| 1 | 0 | 1 | ÷ 4 |
| 1 | 1 | 0 | ÷ 2 |
| 1 | 1 | 1 | INT ₁ (external event input) |

TMB3




Figure 14 Mode Register Configuration and Function

Timer A Interrupt Request Flag (IFTA: \$001, Bit 2): The timer A interrupt request flag is set by the timer A overflow output (table 15).

Timer A Interrupt Mask (IMTA: \$001, Bit 3): The timer A interrupt mask prevents an interrupt request from being generated by the timer A interrupt request flag (table16).

Timer B Interrupt Request Flag (IFTB: \$002, Bit 0): The timer B interrupt request flag is set by the overflow output of timer B (table 17).

Timer B Interrupt Mask (IMTB: \$002, Bit 1): The timer B interrupt mask prevents an interrupt request from being generated by the timer B interrupt request flag (table 18).

Table 15 Timer A Interrupt Request Flag

| IFTA | Interrupt Request | |
|------|-------------------|---|
| 0 | No | _ |
| 1 | Yes | |

Table 16 Timer A Interrupt Mask

| IMTA | Interrupt Request | |
|------|-------------------|--|
| 0 | Enabled | |
| 1 | Disabled (masked) | |

Table 17 Timer B Interrupt Request Flag

| IFTB | Interrupt Request | |
|------|-------------------|--|
| 0 | No | |
| 1 | Yes | |

Table 18 Timer B Interrupt Mask

| IMTB | Interrupt Request | |
|------|-------------------|--|
| 0 | Enabled | |
| 1 | Disabled (masked) | |

Input/Output

The MCU has 36 I/O pins, 12 standard and 24 high voltage. One of three circuit types can be selected by the mask option for each standard pin: CMOS, with pull-up MOS, and without pull-up MOS (NMOS open drain). One of two circuit types can be selected for each high-voltage pin: with pull-down MOS and without pull-down MOS (PMOS open drain). Since the pull-down MOS is connected to the internal V_{disp} line, the RA₁/V_{disp} pin must be selected as V_{disp} via the mask option when at least one high-voltage pin is selected as with pull-down MOS. See table 19 for I/O pin circuit types.

When every input/output pin is used as an input pin, the mask option and output data must be selected as specified in table 20.

Output Circuit Operation of With Pull-Up MOS Standard Pins: In the standard pin option with pull-up MOS, the circuit shown in figure 15 is used to shorten the rise time of output.

When the MCU executes an output instruction, it generates a write pulse to the R port addressed by this instruction. This pulse will switch the PMOS (B) on and shorten the rise time. The write pulse keeps PMOS in the on state for one-eighth of the instruction cycle time. While the write pulse is 0, a high output level is maintained by the pull-up MOS (C).

When the \overline{HLT} signal become 0 in the stop mode, MOS (A), (B), and (C) turn off.

D Port: The I/O D port has 15 discrete I/O pins, each of which can be addressed independently. It can be set/reset through the SED/RED and SEDD/REDD instructions, and can be tested through the TD and TDD instructions. See table 19 as for the classification of the standard pin, high-voltage pin, and the I/O pin circuit types.

R Ports: The six R ports are composed of 16 I/O pins, 4 output-only pins, and 1 input-only pin. Data is input through the LAR and LBR instructions, and output through the LRA and LRB instructions. The MCU will not be affected by writing into the input-only and/or non-existing port, while invalid data will be read from the output-only and/or non-existing ports.

The R3₂, R3₃, R4₀, R4₁, and R4₂ pins are multiplexed with the $\overline{INT_0}$, $\overline{INT_1}$ \overline{SCK} , SI, and SO pins, respectively. See table 19 as for the classification of standard pins, high-voltage pins, and selectable circuit types of these I/O pins.

Unused I/O Pins: If unused I/O pins are left floating, the LSI may malfunction due to noise. The I/O pins should be fixed as follows to prevent malfunction.

High-voltage pins: Select without pull-down MOS (PMOS open drain) via the mask option and connect to V_{CC} on the printed circuit board.

Standard pins: Select without pull-up MOS (NMOS open drain) via the mask option and connect to GND on the printed circuit board.

 $R4_0/\overline{SCK}$ and $R4_2/SO$ should be set to $R4_0$ and $R4_2$ by the serial mode register and port mode register, respectively.

Reset

Setting the RESET pin high resets the MCU. At power-on or when cancelling the stop mode, the reset must satisfy t_{RC} for the oscillator to stabilize. In all other cases, at least two instruction cycles are required for the MCU to be reset.

Table 21 shows the components initialized by MCU reset, and the status of each. Table 22 shows how registers recover from the stop mode.

Table 19 I/O Pin Circuit Types

Standard Pins


| | Without Pull-Up MOS (NMOS Open Drain) (A) | With Pull-Up MOS (B) | CMOS (C) | Pins |
|-----------------------|--|-------------------------------------|----------|--|
| I/O common pins | HLT — Input data — HLT — Output data | HLT data Vcc Vcc Write pulse Outp | T HIT | D ₀ to D ₃ , R3 ₀ to R3 ₃ , R4 ₀ to R4 ₃ |

High Voltage Pins

| Without Pull-Down MOS (PMOS Open Drain) (D) | With Pull-Down MOS (E) | Pins |
|---|---|--|
| V _{CC} HLT Output data | V _{CC} HLT Output data | D ₄ to D ₁₅ , R1 ₀ to R1 ₃ , R2 ₀ to R2 ₃ |
| HLT - lnput data | V _{disp} HLTInput data | |
| V _{CC} HLT Output data | V _{CC} HLT Output data | R0 ₀ to R0 ₃ |
| HLT o Input data | * disp | RA ₁ |
| | (PMOS Open Drain) (D) Vcc HLT Output data Vcc HLT Output data | (PMOS Open Drain) (D) With Pull-Down MOS (E) Vcc HLT Output data Vcc HLT Output data Vcc HLT Output data Vcc Vcc HLT Output data Vcc Vcc Vcc Vcc Vcc Vdisp HLT Output data |

Table 19 I/O Pin Circuit Types (cont)

Standard Pins



Note: In the stop mode, HLT is 0, HLT is 1, and I/O pins are in high impedance.

* Only applicable for the HMCS424C/CL/AC. If the MCU is interrupted by the serial interface in the external clock input mode, the SCK terminal becomes input only.

Table 20 Data Input from Common Input/Output Pins

| I/O Pin Circuit Typ | e | Input Possible | Input Pin State | | |
|---------------------|--|----------------|-----------------|--|--|
| Standard pins | CMOS | No | | | |
| | Without pull-up MOS (NMOS open drain) | Yes | 1 | | |
| | With pull-up MOS | Yes | 1 | | |
| High voltage pins | Without pull-down MOS (PMOS open drain) | Yes | 0 | | |
| | With pull-down MOS | Yes | 0 | | |




Figure 15 Output Circuit Operation of With Pull-Up MOS Standard Pins

Table 21 Initial Values after MCU Reset

| Item | | | Initial Value | Contents | | |
|------------------------------|--|---------------------------|---------------|---|--|--|
| Program counter (PC) | | | \$0000 | Execute program from the top of ROM address | | |
| Status flag (ST) | | | 1 | Enable branching with conditional branch instructions | | |
| Stack pointer (S | P) | | \$3FF | Stack level is 0 | | |
| I/O pins, output register | Standard pins | Without pull-up MOS | 1 | Enable input | | |
| | | With pull-up MOS | 1 | Enable input | | |
| | | CMOS | 1 | | | |
| | High voltage pins | Without pull- down MOS | 0 | Enable input | | |
| | | With pull- down MOS | 0 | Enable input | | |
| Interrupt flags | Interrupt enab | le flag (IE) | 0 | Inhibit all interrupts | | |
| and mask | Interrupt reque | est flag (IF) | 0 | No interrupt request | | |
| | Interrupt mask | (IM) | 1 | Mask interrupt request | | |
| Mode registers | Posrt mode register (PMR) | | 0000 | See Port Mode Register section | | |
| | Serial mode register* (SMR) Timer mode register A* (TMA) | | 0000 | See Serial Mode Register section | | |
| | | | 000 | See Timer Mode Register A section | | |
| | Timer mode register B (TMB) | | 0000 | See Timer Mode Register B section | | |
| Timer/counters | Prescaler | | \$000 | | | |
| | Timer counter A* (TCA) | | \$00 | - | | |
| | Timer counter B (TCB) | | \$00 | _ | | |
| | Timer load reg | ister (TLR) | \$00 | _ | | |
| | Octal counter* | | 000 | _ | | |

Note: * Only applicable for the HMCS424C/CL/AC.

Table 22 Initial Values after Cancelling Stop and Other Modes by Reset

| Item | | After MCU Reset to Recover from Stop Mode | After MCU Reset to Recover from Other Modes | | |
|-----------------------|---------|---|--|--|--|
| Carry flag | (CA) | The contents of the items before | The contents of the items before MCU reset are not retained. | | |
| Accumulator | (A) | MCU reset are not retained. It is necessary to initialize them | | | |
| B register (B) | | by software. | It is necessary to initialize them by software. | | |
| W register | (W) | | | | |
| X/SPX registers | (X/SPX) | | | | |
| Y/SPY registers | (Y/SPY) | | | | |
| Serial data register* | (SR) | | | | |
| RAM | | The contents of RAM before MCU reset (just before STOP instruction) are retained. | The contents of RAM before MCU reset are not retained. It is necessary to initialize them by software. | | |

Note: * Only applicable for the HMCS424C/CL/AC.

Internal Oscillator Circuit

Figure 16 outlines the internal oscillator circuit. Through the mask option the oscillator type can be selected from the following: crystal oscillator, ceramic oscillator, or resistor oscillator. Refer to table 24 for oscillator selection. In addition, see

figure 17 for the layout of the crystal or ceramic oscillator. In all cases, an external clock operation is available. Three divide ratios, 1/16, 1/8, and 1/4, are selectable via the mask option (table 23).

Table 23 Internal Oscillation Circuit Mask Option

| | | Oscillatio | Divider | | | |
|-------------|-----------|------------|--------------|-------------|-----------|-----------|
| Family Name | Crystal | Ceramic | Resistor | 1/16 | 1/8 | 1/4 |
| HMCS412C | Available | Available | Available | | Available | Available |
| HMCS412CL | Available | Available | _ | Available | Available | _ |
| HMCS412AC | Available | Available | | | _ | Available |
| HMCS414C | Available | Available | Available | _ | Available | Available |
| HMCS414CL | Available | Available | _ | Available | Available | _ |
| HMCS414AC | Available | Available | _ | _ | | Available |
| HMCS424C | Available | Available | _ | _ | Available | Available |
| HMCS424CL | Available | Available | | | Available | _ |
| HMCS424AC | Available | Available | | _ | _ | Available |




Figure 16 Internal Oscillator Circuit




Figure 17 Layout of Crystal and Ceramic Oscillator

Table 24 Examples of Oscillator Circuits

| | | | Circuit Constants | |
|--------------------------------|---|--|---|--|
| | Circuit Configuration | HMCS424C | HMCS424CL | HMCS424AC |
| External clock operation | Oscillator OSC1 Open — OSC2 | | | |
| Ceramic escillator | Ceramic OSC1 Ceramic OSC1 Coscillator C2 CSC2 CSC2 CSC2 | Ceramic oscillator CSA 4.00MG CSA 2.000MK (Murata) R_f : 1 M Ω ±20% C_1 : 30 pF ±20% C_2 : 30 pF ±20% | Ceramic oscillator CSA 2.000MK (Murata) R _f : 1 M Ω ±20% C ₁ : 30 pF ±20% C ₂ : 30 pF ±20% | Ceramic oscillator CSA 4.00MG (Murata) R _f : 1 M Ω ±20% C ₁ : 30 pF ±20% C ₂ : 30 pF ±20% |
| Crystal oscillator | Crystal OSC ₂ GND AT-cut parallel resonance crystal OSC ₁ C ₂ GND AT-cut parallel resonance crystal C ₃ C ₄ C ₇ C ₈ OSC ₂ | R_f : 1 MΩ ±20% C_1 : 10 pF to 22 pF ±20% C_2 : 10 pF to 22 pF ±20% Crystal: Equivalent circuit shown at bottom left C_0 : 7 pF max. R_s : 100 Ω max. f: 1.0 MHz to 4.5 MHz | _ | R _t : 1 MΩ ±20% C ₁ : 10 pF to 22 pF ±20% C ₂ : 10 pF to 22 pF ±20% Crystal: Equivalent circuit shown at bottom left C ₀ : 7 pF max. R _s : 100 Ω max. f: 1.0 MHz to 4.5 MHz |
| | Crystal OSC1 Crystal OSC2 Rd GND GT-cut parallel resonance crystal OSC1 C1 C1 C2 Rd OSC2 | | R _f : 2 MΩ ±20% C ₁ : 10 pF to 22 pF ±20% C ₂ : 10 pF to 22 pF ±20% Crystal: Equivalent circuit shown at bottom left C ₀ : 7 pF max. R _s : 100 Ω max. f: 1.0 MHz to 2.25 MHz | _ |
| Resistor oscillator | OSC ₁ ≨R ₁ OSC ₂ | R _f : 18 kΩ ±1% | _ | |

Notes: 1. The circuit parameters written above are recommended by the crystal or ceramic oscillator manufacture. The circuit parameters are affected by the crystal, ceramic resonator, and the floating capacitance when designing the board. When using the resonator, consult with the crystal or ceramic oscillator manufacture to determine the circuit parameters.

 Wiring among OSC₁, OSC₂, and other elements should be as short as possible, and avoid crossing other wires. Refer to the recommended layout of the crystal and ceramic oscillator (figure 17).

3. Resistor oscillator can be used for HMCS412C and HMCS414C.

Operating Modes

The MCU has two low-power dissipation modes, standby mode and stop mode (table 25). Figure 18 is a mode transition diagram for these modes.

Standby Mode: Executing the SBY instruction puts the MCU into standby mode. In standby mode,

the oscillator circuit is active, and the interrupts and timer/counters remain working. On the other hand, the CPU stops since the clock related to the instruction execution stops. Registers, RAM, and I/O pins retain the states they were in just before the MCU went into standby mode.

Table 25 Low-Power Dissipation Modes Function

| Low-Power Dissipation Mode | Instruction | Oscillator Circuit | Instruction Execution | Registers, Flags | Interrupts Function | RAM | Input/ Output Pins | Timer/ Counters, Serial Interface | Cancellation Method |
|----------------------------------|--------------------|-----------------------|--------------------------|---------------------|------------------------|----------|--------------------------|--|---|
| Standby mode | SBY Instruction | Active | Stop | Retained | Active | Retained | Retained*3 | Active | RESET input, interrupt request |
| Stop mode | STOP instruction | Stop | Stop | Reset*1 | Stop | Retained | High impedance*2 | Stop | RESET input |

Notes: 1. The MCU recovers from the stop mode by RESET input. Refer to table 21 for the contents of the flag and registers.

- A high-voltage pin of with pull-down MOS is tied to the V_{disp} power supply through the pull-down MOS. With pull-down MOS on, a pull-down current flows when a difference between the pin voltage and the V_{disp} voltage exists. This is in addition to the current dissipation in the stop mode (I_{STOP}).
- 3. When an I/O circuit is active, an I/O current may flow, depending on the state of the I/O pin in standby mode. This is in addition to the current dissipation in standby mode.




Figure 18 MCU Operation Mode Transition

Standby mode may be cancelled by inputting RESET or by asserting an interrupt request. In the former case the MCU is reset. In the later case, the MCU becomes active and executes the next instruction following the SBY instruction. If the interrupt enable flag is 1 when an interrupt request

asserted, the interrupt is executed, while if it is 0, the interrupt request is put on hold and normal instruction execution continues.

Figure 19 shows the flowchart of the standby mode,




Figure 19 MCU Operating Flowchart in Standby Mode

Stop Mode: Executing the STOP instruction bring the MCU into stop mode, in which the oscillator circuit and every function of the MCU stop.

Stop mode may be cancelled by resetting the MCU. At this time, as shown in figure 20, RESET input must be applied for at least t_{RC} for oscillation to

stabilize. (Refer to AC Characteristics table.) After the stop mode is cancelled, RAM retains the state it was in just before the MCU went into stop mode, but the accumulator, B register, W register Y/SPY registers, and carry flag will not retain their contents.




Figure 20 Timing of Stop Mode Cancellation

Addressing Modes

RAM Addressing Modes

As shown in figure 21, the MCU has three RAM addressing modes: register indirect addressing, direct addressing, and memory register addressing.

Register Indirect Addressing Mode: The W register, X register, and Y register contents (10 bits total) are used as the RAM address.

Direct Addressing Mode: A direct addressing instruction consists of two words, with the world (10 bits) following the opcode used as the RAM address.

Memory Register Addressing Mode: The memory registers (16 digits from \$020 to \$02F) are accessed by executing the LAMR and XMRA instructions.

ROM Addressing Modes and the P Instruction

The MCU has four ROM addressing modes as shown in figure 22.

Direct Addressing Mode: The program can branch to any address in ROM memory space by executing the JMPL, BRL, or CALL instruction. These instructions replace the 14 program counter bits (PC₁₃ to PC₀) with 14-bit immediate data.

Current Page Addressing Mode: The MCU has 8 pages of ROM with 256 words per page. By executing the BR instruction, the program can branch to an address on the current page. This instruction replaces the low-order eight bits of the program counter (PC₇ to PC₀) with 8-bit immediate data.

When the BR instruction is on a page boundary (256n + 255) (figure 23), executing it transfer the PC contents to the next page according to the hardware architecture. Consequently, the program branches to the next page when the BR instruction is used on a page boundary. The HMCS400 series cross macroassembler has an automatic paging facility for ROM pages.

Zero-Page Addressing Mode: By executing the CAL instruction, the program can branch to the zero-page subroutine area, which is located at \$0000 to \$003F. When the CAL instruction is executed, 6-bits of immediate data are placed in the low-order six bits of the program counter (PC₅ to PC₀) and 0s are placed in the high-order eight bits (PC₁₃ to PC₆).

Table Data Addressing Mode: By executing the TBR instruction, the program can branch to the address determined by the contents of the 4-bits immediate data, accumulator, and B register.

P Instruction: ROM data addressed by table data addressing can be referenced by the P instruction (figure 24). When bit 8 in the ROM data is 1, 8 bits of ROM data are written into the accumulator and B register. When bit 9 is 1, 8 bits of ROM data are written into the R1 and R2 port output registers. When both bits 8 and 9 are 1, ROM data are written into the accumulator and B register, and also to the R1 and R2 port output registers at the same time.

The P instruction has no effect on the program counter.




Figure 21 RAM Addressing Modes




Figure 22 ROM Addressing Modes




Figure 23 BR Instruction Branch Destination on a Page Boundary




Figure 24 P Instruction

Absolute Maximum Ratings

| Item | Symbol | Value | Unit | Notes |
|----------------------------------|------------------|---|------|----------|
| Supply voltage | V _{CC} | -0.3 to +7.0 | ٧ | |
| Pin voltage | VT | -0.3 to V _{CC} + 0.3 | ٧ | 1 |
| | | V _{CC} - 45 to V _{CC} + 0.3 | ٧ | 2 |
| Total permissible input current | Σl _o | 25 (25) | mA | 3 |
| Maximum input current | l _o | 15 (15) | mA | 5, 6 |
| Maximum output current | -I _o | 4 (2) | mA | 6, 7, 10 |
| | | 6 (3) | mA | 7, 8, 10 |
| | | 30 (15) | mA | 7, 9, 10 |
| Total permissible output current | $-\Sigma I_0$ | 85 (100) | mA | 4, 10 |
| Operating temperature | T _{opr} | -20 to +75 | °C | |
| Storage temperature | T _{stg} | -55 to +125 | °C | |

Notes: Permanent damage may occur if these absolute maximum ratings are exceeded. Normal operation should be under the conditions of the electrical characteristics tables. If these conditions are exceeded, the LSI may malfunction or its reliability may be affected.

All voltages are with respect to GND.

- 1. Standard pins.
- 2. High-voltage pins.
- Total permissible input current is the total sum of input currents which flow in from all I/O pins to GND simultaneously.
- Total permissible output current is the total sum of the output currents which flow out from V_{CC} to all I/O pins simultaneously.
- 5. Maximum output current is the maximum amount of input current from each I/O pin to GND.
- D₀ to D₃, R3, and R4.
- 7. Maximum output current is the maximum amount of output current from V_{CC} to each I/O pin.
- 8. R0 to R2.
- 9. D₄ to D₁₄.
- 10. $-\Sigma I_0 = 100$ mA if $-I_0$ is equal to or less than 2 mA, 3 mA, or 15 mA.

HMCS412C/CL/AC Electrical Characteristics

DC Characteristics (GND = 0 V, V_{disp} = V_{CC} – 40 V to V_{CC} , T_a = –20°C to +75°C, HMCS412C: V_{CC} = 3.5 V to 6 V, HMCS412CL: V_{CC} = 2.5 V to 6 V, HMCS412AC: V_{CC} = 4.5 V to 6 V)

| Item | Symbol | Pin | Min | Max | Unit | Test Condition | Notes |
|--|-------------------|--|-----------------------|-----------------------|------|--|-------|
| Input high voltage | V _{IH} | RESET, R3 ₂ /INT ₀ , R3 ₃ /INT ₁ | 0.8V _{CC} | V _{CC} + 0.3 | V | | |
| | | OSC ₁ | $V_{\rm CC}-0.5$ | V _{CC} + 0.3 | V | HMCS412C/AC | |
| | | | V _{CC} - 0.3 | V _{CC} + 0.3 | ٧ | HMCS412CL | |
| Input low voltage | V _{IL} | RESET, R3 ₂ /INT ₀ , R3 ₃ /INT ₁ | -0.3 | 0.2V _{CC} | V | | |
| | | OSC ₁ | -0.3 | 0.5 | ٧ | HMCS412C/AC | |
| | | | -0.3 | 0.3 | ٧ | HMCS412CL | |
| Input/output leakage current | 1 | RESET, R3 ₂ /INT ₀ , R3 ₃ /INT ₁ , OSC ₁ | _ | 1 | μА | V _{in} = 0 V to V _{CC} | 1 |
| Current dissipation in active | lcc | V _{CC} | _ | 1.8 | mA | HMCS412C: V _{CC} = 5 V; f _{OSC} = 4 MHz, + 8, or f _{OSC} = 2 MHz, + 4 | 2, 5 |
| mode | | | | 2.2 | mA | HMCS412C: $V_{CC} = 5 \text{ V}$; $R_f = 18 \text{ k}\Omega \pm 1\%$, $+ 8$ | 2, 5 |
| | | | _ | 0.8 | mA | HMCS412CL: $V_{CC} = 3 \text{ V}$; $f_{OSC} = 4 \text{ MHz}$, + 16, or $f_{OSC} = 2 \text{ MHz}$, + 8 | 2, 5 |
| | | X-14- | _ | 3.0 | mA | HMCS412AC: V _{CC} = 5 V; f _{OSC} = 4 MHz, ÷ 4 | 2, 5 |
| Current dissipation in standby | I _{SBY} | V _{CC} | _ | 1.0 | mA | HMCS412C: $V_{CC} = 5 \text{ V}$; $f_{OSC} = 4 \text{ MHz}$, + 8, or $f_{OSC} = 2 \text{ MHz}$, + 4 | 3, 5 |
| mode | | | | 1.3 | mA | HMCS412C: $V_{CC} = 5 \text{ V}$; $R_f = 18 \text{ k}\Omega \pm 1\%$, ± 8 | 3, 5 |
| | | | _ | 0.5 | mA | HMCS412CL: V _{CC} = 3 V; f _{OSC} = 4 MHz, + 16, or f _{OSC} = 2 MHz, + 8 | 3, 5 |
| | | | _ | 1.4 | mA | HMCS412AC: V _{CC} = 5 V; f _{OSC} = 4 MHz, + 4 | 3, 5 |
| Current dissipation in stop mode | I _{STOP} | V _{CC} | | 10 | μА | $V_{in(\overline{TEST})} = V_{CC} - 0.3 \text{ V to}$ V_{CC} ; V_{CC} , $V_{in(RESET)} = 0 \text{ V to } 0.3 \text{ V}$ | 4 |
| Stop mode retaining voltage | V _{STOP} | V _{CC} | 2 | | V | | |

Notes: 1. Excluding pull-up MOS current and output buffer current.

- 2. The MCU is in the reset state. Input/output current does not flow.
 - · MCU in reset state, operation mode
 - · RESET, TEST: VCC
 - D₀ to D₃, R3, R4: V_{CC}
 - D₄ to D₁₄, R0 to R2, RA₁: V_{disp}
- 3. The timer/counter operates with the fastest clock. Input/output current does not flow.
 - · MCU in standby mode
 - · Input/output in reset state
 - · RESET: GND
 - TEST: V_{CC}
 - D₀ to D₃, Ñ3, R4: V_{CC}
 - D₄ to D₁₄, R0 to R2, RA₁: V_{disp}
- 4. Excluding pull-down MOS current.
- 5. When f_{OSC} = x MHZ, estimate the current dissipation as follows:

HMCS412C/AC: Maximum value at x MHz = $(x/4) \times (max. value at 4 MHz)$

HMCS412CL: Maximum value at x MHz = $(x/2) \times (max. value at 2 MHz)$

Input/Output Characteristics for Standard Pins (GND = 0 V, V_{disp} = V_{CC} – 40 V to V_{CC} , Ta = -20°C to +75°C, HMCS412C: V_{CC} = 3.5 V to 6 V, HMCS412CL: V_{CC} = 2.5 V to 6 V, HMCS412AC: V_{CC} = 4.5 V to 6 V)

| Item | Symbol | Pin | Min | Тур | Max | Unit | Test Condition | Note |
|--|------------------|---|-----------------------|----------|-----------------------|------|--|------|
| Input high voltage | V _{IH} | D ₀ to D ₃ , R3 ₀ , R3 ₁ , R4 | 0.7V _{CC} | | V _{CC} + 0.3 | V | | |
| Input low voltage | V _{IL} | D ₀ to D ₃ , R3 ₀ , R3 ₁ , R4 | -0.3 | <u>—</u> | 0.3V _{CC} | V | | |
| Output high V _{OH} voltage | V _{OH} | D ₀ to D ₃ , R3 ₀ , R3 ₁ , R4 | V _{CC} – 1.0 | | _ | V | HMCS412C/AC: -I _{OH} = 1.0 mA | 1 |
| | | D ₀ to D ₃ , R3 ₀ , R3 ₁ , R4 | V _{CC} - 0.5 | _ | _ | V | HMCS412C/AC: -I _{OH} = 0.5 mA HMCS412CL: -I _{OH} = 0.3 mA | 1 |
| Output low voltage | V _{OL} | D ₀ to D ₃ , R3 ₀ , R3 ₁ , R4 | _ | | 0.4 | V | HMCS412C/AC: I _{OL} = 1.6 mA HMCS412CL: I _{OH} = 0.4 mA | |
| Input/output leakage current | 1 _{11.} | D ₀ to D ₃ , R3 ₀ , R3 ₁ , R4 | _ | _ | 1 | μА | V _{in} = 0 V to V _{CC} | 2 |
| Pull-up MOS current | -l _{PU} | D ₀ to D ₃ , R3 ₀ , R3 ₁ , R4 | 30 | 60 | 150 | μА | V _{CC} = 5 V, V _{in} = 0 V | 3 |
| | | D ₀ to D ₃ , R3 ₀ , R3 ₁ , R4 | 3 | 15 | 50 | μА | HMCS412CL only: V _{CC} = 3 V, V _{in} = 0 V | 3 |

Notes: 1. Applied to I/O pins selected as CMOS output by mask option.

- 2. Pull-up MOS current and output buffer current are excluded.
- 3. Applied to I/O pins selected as with pull-up MOS by mask option.

Input/Output Characteristics for High-Voltage Pins (GND = 0 V, V_{disp} = V_{CC} – 40 V to V_{CC} , Ta = -20°C to +75°C, HMCS412C: V_{CC} = 3.5 V to 6 V, HMCS412CL: V_{CC} = 2.5 V to 6 V, HMCS412AC: V_{CC} = 4.5 V to 6 V)

| item | Symbol | Pin | Min | Тур | Max | Unit | Test Condition | Note |
|------------------------------------|-----------------|---|-----------------------|-------------|-----------------------|------|---|------|
| Input high voltage | V _{IH} | D ₄ to D ₁₄ , R1, R2, RA ₁ | 0.7V _{CC} | | V _{CC} + 0.3 | V | | · |
| Input low voltage | V _{IL} | D ₄ to D ₁₄ , R1, R2, RA ₁ | V _{CC} - 40 | _ | 0.3V _{CC} | V | | |
| Output high voltage | V _{OH} | D ₄ to D ₁₄ | V _{CC} - 3.0 | | _ | V | $-l_{OH}$ = 15 mA, HMCS412C/CL: V_{CC} = 5 V ± 20% HMCS412AC: V_{CC} = 4.5 V to 6 V | |
| | | | V _{CC} - 2.0 | _ | _ | V | -l _{OH} = 10 mA, HMCS412C/CL: V _{CC} = 5 V ±20% HMCS412AC: V _{CC} = 4.5 V to 6 V | |
| | | | V _{CC} – 1.0 | | _ | V | HMCS412C/AC: -I _{OH} = 4 mA HMCS412CL: -I _{OH} = 2.5 mA | |
| | | R0 to R2 | V _{CC} - 3.0 | _ | _ | V | $-I_{OH} = 3$ mA, $+I_{OC} = 5$ V ± 20 % $+I_{OC} = 5$ V ± 20 % $+I_{OC} = 4.5$ V to 6 V | |
| | | | V _{CC} - 2.0 | _ | _ | V | -I _{OH} = 2 mA, HMCS412C/CL: V _{CC} = 5 V ±20% HMCS412AC: V _{CC} = 4.5 V to 6 V | |
| | | | V _{CC} - 1.0 | | _ | V | HMCS412C/AC: -I _{OH} = 0.8 mA HMCS412CL: -I _{OH} = 0.5 mA | |
| Output low voltage | V _{OL} | D ₄ to D ₁₄ , R0 to R2 | _ | _ | V _{CC} - 37 | ٧ | V _{disp} = V _{CC} - 40 V | 1 |
| | | D ₄ to D ₁₄ , R0 to R2 | _ | | V _{CC} - 37 | ٧ | 150 kΩ at V _{CC} - 40 V | 2 |
| Input/output leakage current | 4 _ | D ₄ to D ₁₄ , R0 to R2, RA ₁ | | <u> </u> | 20 | μА | $V_{in} = V_{CC} - 40 \text{ V}$ to V_{CC} | 3 |
| Pull-down MOS current | I _{PD} | D ₄ to D ₁₄ , R0 to R2, RA ₁ | 125 | 250 | 600 | μА | $V_{disp} = V_{CC} - 35 V,$ $V_{in} = V_{CC}$ | 1 |

Notes: 1. Applied to I/O pins selected as with pull-down MOS by mask option.

2. Applied to I/O pins selected as without pull-down MOS (PMOS open drain) by mask option.

3. Pull-down MOS current and output buffer current are excluded.

AC Characteristics (GND = 0 V, $V_{disp} = V_{CC} - 40$ V to V_{CC} , $Ta = -20^{\circ}C$ to +75°C, HMCS412C: $V_{CC} = 3.5$ V to 6 V, HMCS412CL: $V_{CC} = 2.5$ V to 6 V, HMCS412AC: $V_{CC} = 4.5$ V to 6 V)

| Item | | Symbol | Pin | Min | Тур | Max | Unit | Test Condition | Note |
|------------------------------------|-------------------------------|--|--|------|------|------|----------|---|------|
| Crystal or ceramic | Oscillation frequency | fosc | OSC ₁ , OSC ₂ | 0.4 | 4 | 4.5 | MHz | HMCS412C: divide-by-8 | |
| oscillator | | | | 0.2 | 2 | 2.25 | MHz | HMCS412C: divide-by-4 | |
| | | | | 0.8 | 4 | 4.5 | MHz | HMCS412CL: divide-by-16 | |
| | | | | 0.4 | 2 | 2.25 | MHz | HMCS412CL: divide-by-8 | |
| | | | | 0.2 | 4 | 4.5 | MHz | HMCS412AC: divide-by-4 | |
| Instruction cycle time | t _{cyc} | | 1.78 | 2 | 20 | μs | HMCS412C | | |
| | | | | 3.55 | 4 | 20 | μs | HMCS412CL | |
| | | | | 0.89 | 1 | 20 | μs | HMCS412AC | |
| | Oscillator stabilization | t _{RC} | OSC ₁ , OSC ₂ | _ | _ | 20 | ms | HMCS412C/AC | 1 |
| | time | | | | | 60 | ms | HMCS412CL | 1 |
| Resistor oscillator | Oscillation frequency | fosc | OSC ₁ , OSC ₂ | 1.5 | 3 | 4.5 | MHz | HMCS412C: R _f = 18 kΩ ±1% | |
| | Instruction cycle time | t _{cyc} | | 1.78 | 2.66 | 5.33 | μs | HMCS412C: R _f = 18 k Ω ±1% | |
| | Oscillator stabilization time | [†] RC | OSC ₁ , OSC ₂ | | | 0.5 | ms | HMCS412C: R _f = 18 k Ω ±1% | 1 |
| | Between pin capacitance | C _{Rf} | OSC ₁ , OSC ₂ | | _ | 1 | pF | HMCS412C | |
| External clock high and low widths | | t _{CPH} , t _{CPL} | OSC ₁ | 92 | _ | | ns | HMCS412C: divide-by-8 HMCS412CL: divide-by-16 HMCS412AC: divide-by-4 | 2 |
| | | | | 203 | | | ns | HMCS412C: divide-by-4 HMCS412CL: divide-by-8 | 2 |

AC Characteristics (GND = 0 V, Vdisp = V_{CC} – 40 V to V_{CC} , Ta = -20°C to +75°C, HMCS412C: V_{CC} = 3.5 V to 6 V, HMCS412CL: V_{CC} = 2.5 V to 6 V, HMCS412AC: V_{CC} = 4.5 V to 6 V) (cont)

| Item | Symbol | Pin | Min | Тур | Max | Unit | Test Condition | Note |
|-----------------------------|-------------------|------------------|-----|----------|-----|------------------|-------------------------------------|------|
| External clock rise time | t _{CPr} | OSC ₁ | | <u> </u> | 20 | ns | | 2 |
| External clock fall time | t _{CPf} | OSC ₁ | _ | - | 20 | ns | | 2 |
| INT ₀ high width | t _{iH} | ĪNT ₀ | 2 | | _ | t _{cyc} | | 3 |
| INT ₀ low width | t _{IL} | INT ₀ | 2 | | _ | t _{cyc} | | 3 |
| INT ₁ high width | t _{IH} | ĪNT ₁ | 2 | _ | | t _{cyc} | | 3 |
| INT ₁ low width | t _{IL} | ĪNT ₁ | 2 | | | t _{cyc} | · | 3 |
| RESET high width | t _{RSTH} | RESET | 2 | _ | _ | t _{cyc} | | 4 |
| Input capacitance | C _{in} | All pins | | | 15 | pF | f = 1 MHz, V _{in} = 0 V | |
| RESET fall time | t _{RSTf} | | | _ | 20 | ms | HMCS412C/AC | 4 |
| | | | | _ | 15 | ms | HMCS412CL | 4 |

Notes: 1. The oscillator stabilization time is period from when V_{CC} reaches its minimum allowable voltage (HMCS412C: 3.5 V, HMCS412CL: 2.5 V, HMCS412AC: 4.5 V) at power-on until when the oscillator stabilizes, or after RESET goes high. At power-on or recovering from stop mode, apply the RESET input for more than t_{RC} to meet the necessary time for oscillator stabilization. Since t_{RC} depends on the crystal or ceramic circuit constant and stray capacitance, consult with the crystal or ceramic oscillator manufacturer when designing the reset circuit. (See figure 25.)

- 2. See figure 26.
- 3. See figure 27.
- 4. See figure 28.

HMCS412C/AC OSC₁ OSC₁ Crystal Ceramic OSC₂ OSC₂ C2 7 GND **GND** Crystal: 4.194304 MHz Ceramic: CSA4.00 MG (Murata) NC-18C (Nihon Denpa Kogyo) $R_t = 1 M\Omega \pm 20\%$, $R_f = 1 M\Omega \pm 20\%$ $C_1 = C_2 = 30 \text{ pF } \pm 20\%$ $C_1 = C_2 = 22 \text{ pF } \pm 20\%$ HMCS412CL C_1 OSC₁ OSC₁ Ceramic Crystal OSC₂ OSC₂ C_2 777 GND **GND** Ceramic: CSA 2.000MK (Murata) Crystal: 2.097152 MHz $R_f = 1 M\Omega \pm 20\%$, DS-MGQ 308 (Seiko) $C_1 = C_2 = 30 \text{ pF } \pm 20\%$ $R_f=1~M\Omega~\pm20\%,~R_d=2.2~k\Omega~\pm20\%$ $C_1 = C_2 = 10 \text{ pF} \pm 20\%$

Figure 25 Oscillation Circuits




Figure 26 Oscillator Timing




Figure 27 Interrupt Timing




Figure 28 Reset Timing

HMCS412C/CL/AC Option List

Please check off the appropriate applications and enter the necessary information.

| 5-V operation: | ☐ HMCS412C (HD404240) |
|-------------------|------------------------------|
| 3-V operation: | ☐ HMCS412CL (HD40L4240) |
| High speed operat | ion: □ HMCS412AC (HD40A4240) |

| Date of order | |
|--------------------------------------|--|
| Customer | |
| Department | |
| Name | |
| ROM code name | |
| LSI type number (Hitachi's entry) | |

- 1. I/O option
- A: Without pull-up MOS (NMOS open drain)
- C: CMOS (cannot be used as input)
- D: Without pull-down MOS (PMOS open drain)

B: With pull-up MOS

E: With pull-down MOS

Note: I/O options masked by are not available

| | | | | | | | | | | | | | re no | t avai | lable |
|-------|---------------------------------|---|--|--|-------------------------|---|--|-----|----------------------|-------------|-----|------|---------|---------------------------------------|-------|
| | I/O | | I/C |) opti | on | , | ١, | Din | | I/O | | 1/0 | O opti | on_ | |
| | | Α | В | С | D | Ε | | | | <i>1</i> /O | Α | В | С | D | E |
| ins | 1/0 | | | | | | | R00 | | 0 | | | | | |
| Ę, | 1/0 | | | | | | | R01 | | 0 | | | | | |
| and a | 1/0 | | | | | | ΠU | R02 | | 0 | | | | | |
| र्छ | 1/0 | | | | | | | R03 | | 0 | | | | | |
| | 1/0 | | | | | | | R10 | pins | 1/0 | | | | | |
| | I/O | | | | | | R1 | R11 | age | I/O | | | | | |
| | 1/0 | | | | | | | R12 | vofts | I/O | | | | | |
| S. | 1/0 | | | | | | | R13 | lgh | I/O | | | | | |
| E D | 1/0 | | | | | | | R20 | = | I/O | | | | | |
| ottag | 1/0 | | | | | | | R21 | 1 | I/O | | | | - | |
| Ĕ | 1/0 | | | | | | R2 | R22 | | 1/0 | | | | | |
| 烹 | 1/0 | | | | | | | R23 | | 1/0 | | | | | |
| | I/O | | | | | | | R30 | | I/O | | | | | |
| | 1/0 | | | | | | | R31 | | 1/0 | | | | | |
| | 1/0 | | | | | | R3 | R32 | ્રા | 1/0 | | | | | |
| | <u> </u> | <u> I</u> | | | | | | R33 | d pi | | | | | | |
| | | | | | | | | R40 | dar | | | | | | |
| | | | | | | | R4 | | Star | | | | | | |
| | | | | | | | | | - | | | | | | |
| | | | | | | | | | | | - | | | | |
| | | | | | | | RA | | figh Tage Ting | | Hse | chec | kliet F | <u>Ι</u> | /disp |
| | High voltage pins Standard pins | High vottage pins NO NO NO NO NO NO NO NO | High voltage pins Standard | High vottage pins NO NO NO NO NO NO NO N | High vooltage pins NO | High vooltage pins NO NO NO NO NO NO NO NO NO N | High voltage pins Standard pin | | | | | NO | | No No No No No No No No | NO |

| 2. RA1/Vdisp | | 3. Divider (Div) |) | | | | |
|--|---------------------|---|------------------------|--------------|-------------|--|--|
| ☐ RA1: Without pull-down MOS (| (D) | Divider | 4 | 8 | 16 | | |
| ☐ Vdisp | | HMCS412C | | | | | |
| Note: If even one high-voltage pin i I/O option E, pin RA1/Vdisp i selected to function as Vdisp | must be | HMCS412CL HMCS412AC | | | | | |
| ROM code media Please specify the first type below (EPROM on-package microcompute | | | ed together), | when using | g the | | |
| ☐ EPROM: The upper bits and k programmed to the s | ower bits are mixed | d together. The upp | | | ve bits are | | |
| ☐ EPROM: The upper bits and lo programmed to differ | | rated. The upper fiv | ve bits and lo | wer five bit | ts are | | |
| 5. Oscillator (CPG option) HMCS412C (F.V. operation) | ☐ HMCS412CL | | ☐ HMCS41 | | | | |
| (5-V operation) Resistor (Rf = 18 k Ω ±1%, +8) | (3-V operation | 1) | (high speed operation) | | | | |
| ☐ Ceramic oscillator | ☐ Ceramic oscill | lator | ☐ Ceramic | accillator | | | |
| ☐ Crystal oscillator | ☐ Crystal oscilla | | ☐ Crystal c | | | | |
| ☐ External clock | ☐ External clock | | ☐ External | | | | |
| 6. Stop mode Used Not used | | 7. Package □ DP-42 □ DP-42S □ FP-44A | | | | | |

HMCS414C/CL/AC Electrical Characteristics

DC Characteristics (GND = 0 V, $V_{disp} = V_{CC} - 40$ V to V_{CC} , $T_a = -20^{\circ}$ C to +75°C, HMCS414C: $V_{CC} = 3.5$ V to 6 V, HMCS414CL: $V_{CC} = 2.5$ V to 6 V, HMCS414AC: $V_{CC} = 4.5$ V to 6 V)

| Item | Symbol | Pin | Min | Max | Unit | Test Condition | Notes |
|------------------------------------|-------------------|--|-----------------------|-----------------------|------|--|-------|
| Input high voltage | V _{IH} | RESET, R3 ₂ /INT ₀ , R3 ₃ /INT ₁ | 0.8V _{CC} | V _{CC} + 0.3 | ٧ | | |
| | | OSC ₁ | $V_{CC} - 0.5$ | V _{CC} + 0.3 | ٧ | HMCS414C/AC | |
| | | | V _{CC} - 0.3 | V _{CC} + 0.3 | ٧ | HMCS414CL | |
| Input low voltage | V _{IL} | RESET, R3 ₂ /INT ₀ , R3 ₃ /INT ₁ | -0.3 | 0.2V _{CC} | ٧ | | |
| | | OSC ₁ | -0.3 | 0.5 | ٧ | HMCS414C/AC | |
| | | | 0.3 | 0.3 | ٧ | HMCS414CL | |
| Input/output leakage current | 4 | RESET, R3 ₂ /INT ₀ , R3 ₃ /INT ₁ , OSC ₁ | _ | 1 | μА | V _{in} = 0 V to V _{CC} | 1 |
| Current dissipation in active | Icc | V _{CC} | | 1.8 | mA | HMCS412C: V _{CC} = 5 V; f _{OSC} = 4 MHz, + 8, or f _{OSC} = 2 MHz, + 4 | 2, 5 |
| mode | | | _ | 2.2 | mA | HMCS412C: $V_{CC} = 5 V$; $R_f = 18 kΩ \pm 1\%, + 8$ | 2, 5 |
| | | | _ | 0.8 | mA | HMCS414CL: V _{CC} = 3V; f _{OSC} = 4 MHz, + 16, or f _{OSC} = 2 MHz, + 8 | 2, 5 |
| | | | _ | 3.0 | mA | HMCS414AC: V _{CC} = 5 V; f _{OSC} = 4 MHz, + 4 | 2, 5 |
| Current dissipation in standby | I _{SBY} | V _{CC} | _ | 1.0 | mA | HMCS412C: V _{CC} = 5 V; f _{OSC} = 4 MHz, + 8, or f _{OSC} = 2 MHz, + 4 | 3, 5 |
| mode | | | _ | 1.3 | mA | HMCS412C: $V_{CC} = 5 \text{ V}$; $R_f = 18 \text{ k}\Omega \pm 1\%, + 8$ | 3, 5 |
| | | | _ | 0.5 | mA | HMCS414CL: V _{CC} = 3 V; f _{OSC} = 4 MHz, + 16, or f _{OSC} = 2 MHz, + 8 | 3, 5 |
| | | | _ | 1.4 | mA | HMCS414AC: V _{CC} = 5 V; f _{OSC} = 4 MHz, + 4 | 3, 5 |
| Current dissipation in stop mode | I _{STOP} | V _{CC} | _ | 10 | μА | $V_{in(\overline{TEST})} = V_{CC} - 0.3 \text{ V to}$ V_{CC} ; V_{CC} , $V_{in(RESET)} = 0 \text{ V to } 0.3 \text{ V}$ | 4 |
| Stop mode retaining voltage | V _{STOP} | V _{CC} | 2 | _ | ٧ | | |

Notes: 1. Excluding pull-up MOS current and output buffer current.

- 2. The MCU is in the reset state. Input/output current does not flow.
 - · MCU in reset state, operation mode
 - RESET, TEST: V_{CC}

 - D₀ to D₃, R3, R4: V_{CC}
 - D₄ to D₁₄, R0 to R2, RA₁: V_{disp}
- 3. The timer/counter operates with the fastest clock. Input/output current does not flow.
 - MCU in standby mode
 - · Input/output in reset state
 - RESET: GND
 - TEST: V_{CC}

 - D₀ to D₃, R3, R4: V_{CC}
- D₄ to D₁₄, R0 to R2, RA₁: V_{disp}
- 4. Excluding pull-down MOS current.
- 5. When f_{OSC} = x MHZ, estimate the current dissipation as follows:

HMCS414C/AC; Maximum value at x MHz = $(x/4) \times (max. value at 4 MHz)$

HMCS414CL; Maximum value at x MHz = $(x/2) \times (max. value at 2 MHz)$

Input/Output Characteristics for Standard Pins (GND = 0 V, V_{disp} = V_{CC} – 40 V to V_{CC} , Ta = –20°C to +75°C, HMCS414C: V_{CC} = 3.5 V to 6 V, HMCS414CL: V_{CC} = 2.5 V to 6 V, HMCS414AC: V_{CC} = 4.5 V to 6 V)

| Item | Symbol | Pin | Min | Тур | Max | Unit | Test Condition | Note |
|------------------------------------|------------------|---|-----------------------|-------------|-----------------------|------|---|------|
| Input high voltage | V _{IH} | D ₀ to D ₃ , R3 ₀ , R3 ₁ , R4 | 0.7V _{CC} | | V _{CC} + 0.3 | V | | |
| input low voltage | V _{IL} | D ₀ to D ₃ , R3 ₀ , R3 ₁ , R4 | -0.3 | _ | 0.3V _{CC} | ٧ | | |
| Output high voltage | V _{OH} | D ₀ to D ₃ , R3 ₀ , R3 ₁ , R4 | V _{CC} - 1.0 | _ | _ | V | HMCS414C/AC: -I _{OH} = 1.0 mA | 1 |
| | | D ₀ to D ₃ , R3 ₀ , R3 ₁ , R4 | V _{CC} - 0.5 | _ | _ | ٧ | HMCS414C/AC: -I _{OH} = 0.5 mA; HMCS414CL: -I _{OH} = 0.3 mA | 1 |
| Output low voltage | V _{OL} | D ₀ to D ₃ , R3 ₀ , R3 ₁ , R4 | | | 0.4 | V | HMCS414C/AC: I _{OL} = 1.6 mA HMCS414CL: I _{OH} = 0.4 mA | |
| Input/output leakage current | I _{IL} | D ₀ to D ₃ , R3 ₀ , R3 ₁ , R4 | | | 1 | μА | $V_{in} = 0 V \text{ to } V_{CC}$ | 2 |
| Pull-up MOS current | -1 _{PU} | D ₀ to D ₃ , R3 ₀ , R3 ₁ , R4 | 30 | 60 | 150 | μА | V _{CC} = 5 V, V _{in} = 0 V | 3 |
| | | D ₀ to D ₃ , R3 ₀ , R3 ₁ , R4 | 3 | 15 | 50 | μА | HMCS414CL only: V _{CC} = 3 V, V _{in} = 0 V | 3 |

Notes: 1. Applied to I/O pins selected as CMOS output by mask option.

- 2. Pull-up MOS current and output buffer current are excluded.
- Applied to I/O pins selected as with pull-up MOS by mask option.

Input/Output Characteristics for High-Voltage Pins (GND = 0 V, $V_{disp} = V_{CC} - 40$ V to V_{CC} , Ta = -20°C to +75°C, HMCS414C: V_{CC} = 3.5 V to 6 V, HMCS414CL: V_{CC} = 2.5 V to 6 V, HMCS414AC: V_{CC} = 4.5 V to 6 V)

| tem | Symbol | Pin | Min | Тур | Max | Unit | Test Condition | Note |
|------------------------------------|-----------------|---|-----------------------|-----|-----------------------|------|--|------|
| nput high roltage | V _{IH} | D ₄ to D ₁₄ , R1, R2, RA ₁ | 0.7V _{CC} | _ | V _{CC} + 0.3 | V | | |
| nput low oltage | V _{IL} | D ₄ to D ₁₄ , R1, R2, RA ₁ | V _{CC} - 40 | _ | 0.3V _{CC} | ٧ | | |
| Output high voltage | V _{OH} | D ₄ to D ₁₄ | V _{CC} - 3.0 | | _ | V | $-I_{OH} = 15$ mA, +MCS414C/CL: $V_{CC} = 5$ V \pm 20% +MCS414AC: $+V_{CC} = 4.5$ V to 6 V | |
| | | | V _{CC} – 2.0 | | _ | V | $-I_{OH} = 10$ mA, +MCS414C/CL: $V_{CC} = 5$ V $\pm 20\%$ +MCS414AC: $+V_{CC} = 4.5$ V to 6 V | |
| | | | V _{CC} – 1.0 | | _ | V | HMCS414C/AC: -I _{OH} = 4 mA HMCS414CL: -I _{OH} = 2.5 mA | |
| | | R0 to R2 | V _{CC} - 3.0 | | - | V | $-I_{OH} = 3$ mA, +MCS414C/CL: $V_{CC} = 5$ V $\pm 20\%$ +MCS414AC: $V_{CC} = 4.5$ V to 6 V | |
| | | | V _{CC} - 2.0 | _ | | V | $-I_{OH} = 2$ mA, $+I_{OH} = 2$ | |
| | | | V _{CC} - 1.0 | | _ | V | HMCS414C/AC: I _{OH} = 0.8 mA HMCS414CL: I _{OH} = 0.5 mA | |
| Output low voltage | V _{OL} | D ₄ to D ₁₄ , R0 to R2 | _ | _ | V _{CC} - 37 | ٧ | V _{disp} = V _{CC} - 40 V | 1 |
| | | D ₄ to D ₁₄ , R0 to R2 | _ | | V _{CC} - 37 | V | 150 kΩ at V _{CC} – 40 V | 2 |
| Input/output leakage current | I _{IL} | D ₄ to D ₁₄ R0 to R2, RA ₁ | | | 20 | μА | $V_{in} = V_{CC} - 40 \text{ V}$ to V_{CC} | 3 |
| Pull-down MOS current | I _{PD} | D ₄ to D ₁₄ R0 to R2, RA ₁ | | 250 | 600 | μА | $V_{disp} = V_{CC} - 35 V,$ $V_{in} = V_{CC}$ | 1 |

Notes: 1. Applied to I/O pins selected as with pull-down MOS by mask option.

- 2. Applied to I/O pins selected as without pull-down MOS (PMOS open drain) by mask option.
- 3. Pull-down MOS current and output buffer current are excluded.

AC Characteristics (GND = 0 V, V_{disp} = V_{CC} – 40 V to V_{CC} , Ta = -20°C to +75°C, HMCS414C: V_{CC} = 3.5 V to 6 V, HMCS414CL: V_{CC} = 2.5 V to 6 V, HMCS414AC: V_{CC} = 4.5 V to 6 V)

| Item | | Symbol | Pin | Min | Тур | Max | Unit | Test Condition | Note |
|-----------------------------|-------------------------------|------------------|--|------|------|------|------|---|------|
| Crystal or ceramic | Oscillation frequency | fosc | OSC ₁ , OSC ₂ | 0.4 | 4 | 4.5 | MHz | HMCS414C: divide-by-8 | |
| oscillator | | | | 0.2 | 2 | 2.25 | MHz | HMCS414C: divide-by-4 | |
| | | | | 0.8 | 4 | 4.5 | MHz | HMCS414CL: divide-by-16 | |
| | | | | 0.4 | 2 | 2.25 | MHz | HMCS414CL: divide-by-8 | |
| | | | | 0.2 | 4 | 4.5 | MHz | HMCS414AC: divide-by-4 | |
| | Instruction cycle time | t _{cyc} | | 1.78 | 2 | 20 | μs | HMCS414C | |
| | | | | 3.55 | 4 | 20 | μs | HMCS414CL | |
| | | | | 0.89 | 1 | 20 | μs | HMCS414AC | |
| | Oscillator stabilization | t _{RC} | OSC ₁ , OSC ₂ | _ | | 20 | ms | HMCS414C/AC | 1 |
| time | time | | | | | 60 | ms | HMCS414CL | 1 |
| Resistor oscillator | Oscillation frequency | fosc | OSC ₁ , OSC ₂ | 1.5 | 3 | 4.5 | MHz | HMCS414C: $R_f = 18 kΩ ±1%$ | |
| | Instruction cycle time | t _{cyc} | | 1.78 | 2.66 | 5.33 | μs | HMCS414C: $R_f = 18 \text{ k}\Omega \pm 1\%$ | |
| | Oscillator stabilization time | ^t RC | OSC ₁ , OSC ₂ | | _ | 0.5 | ms | HMCS414C: $R_f = 18 \text{ k}\Omega \pm 1\%$ | 1 |
| | Between pin capacitance | C _{Rf} | OSC ₁ , OSC ₂ | _ | _ | 1 | pF | HMCS414C | - |
| External clo and low wic | _ | tcph, tcpl | OSC ₁ | 92 | _ | | ns | HMCS414C: divide-by-8 HMCS414CL: divide-by-16 HMCS414AC: divide-by-4 | 2 |
| | | | | 203 | | _ | ns | HMCS414C: divide-by-4 HMCS414CL: divide-by-8 | 2 |

AC Characteristics (GND = 0 V, Vdisp = V_{CC} – 40 V to V_{CC} , Ta = -20°C to + 75°C, HMCS414C: V_{CC} = 3.5 V to 6 V, HMCS414CL: V_{CC} = 2.5 V to 6 V, HMCS414AC: V_{CC} = 4.5 V to 6 V) (cont)

| Item | Symbol | Pin | Min | Тур | Max | Unit | Test Condition | Note |
|-----------------------------|-------------------|------------------|-----|-----|-----|------------------|---|------|
| External clock rise time | t _{CPr} | OSC ₁ | _ | | 20 | ns | | 2 |
| External clock fall time | t _{CPf} | OSC ₁ | _ | | 20 | ns | | 2 |
| INT ₀ high width | t _{IH} | INT ₀ | 2 | _ | _ | t _{cyc} | | 3 |
| INT ₀ low width | t _{IL} | INT ₀ | 2 | | _ | t _{cyc} | *************************************** | 3 |
| INT ₁ high width | t _{IH} | INT ₁ | 2 | _ | | t _{cyc} | | 3 |
| INT ₁ low width | t _{IL} | INT ₁ | 2 | _ | _ | t _{cyc} | | 3 |
| RESET high width | t _{RSTH} | RESET | 2 | _ | _ | t _{cyc} | | 4 |
| Input capacitance | C _{in} | All pins | _ | _ | 15 | pF | f = 1 MHz, V _{in} = 0 V | |
| RESET fall time | t _{RSTf} | | _ | _ | 20 | ms | HMCS414C/AC | 4 |
| | | | _ | _ | 15 | ms | HMCS414CL | 4 |

Notes: 1. The oscillator stabilization time is period from when V_{CC} reaches its minimum allowable voltage (HMCS414C: 3.5 V, HMCS414CL: 2.5 V, HMCS414AC: 4.5 V) at power-on until when the oscillator stabilizes, or after RESET goes high. At power-on or recovering from stop mode, apply the RESET input for more than t_{RC} to meet the necessary time for oscillator stabilization. Since t_{RC} depends on the crystal or ceramic circuit constant and stray capacitance, consult with the crystal or ceramic oscillator manufacturer when designing the reset circuit. (See figure 29.)

- 2. See figure 30.
- 3. See figure 31.
- 4. See figure 32.




Figure 29 Oscillation Circuits




Figure 30 Oscillator Timing




Figure 31 Interrupt Timing




Figure 32 Reset Timing

HMCS414C/CL/AC Option List

Please check off the appropriate applications and enter the necessary information.

| 5-V operation: | ☐ HMCS414C (HD614141) |
|-------------------|----------------------------|
| 3-V operation: | ☐ HMCS414CL (HD614146) |
| High speed operat | ion: THMCS414AC (HD614149) |

| Date of order | |
|--------------------------------------|--|
| Customer | |
| Department | |
| Name | |
| ROM code name | |
| LSI type number (Hitachi's entry) | |

- 1. I/O option
- A: Without pull-up MOS (NMOS open drain)
- C: CMOS (cannot be used as input)
- D: Without pull-down MOS (PMOS open drain)

B: With pull-up MOS

E: With pull-down MOS

Note: I/O options masked by are not available

| 10 | | | | | | | | | NOTE: I/C | optic د | ns mask | ea by | / 📖 a | re no | t ava | ilable |
|-------|-------------------|-----|---|-----|--------|----|---|---------|-----------|---|---------|-------|-------|---------|-------|--------|
| Pin | | 1/0 | | I/C |) opti | on | | | Pin | | I/O | | I/C |) opti | on | |
| 1 111 | | 1/0 | Α | В | С | D | Е | Pin I/O | | <i>"</i> O | Α | В | С | D | Е | |
| D0 | ins | 1/0 | | | | | | | R00 | | 0 | | | | | |
| D1 | ğ | 1/0 | | | | | | | R01 | | 0 | | | | | |
| D2 | Standard pins | 1/0 | | | | | | RO | R02 |] | 0 | | | | | |
| D3 | SS | 1/0 | | | | | | | R03 | 1 | 0 | | | | | |
| D4 | | 1/0 | | | | | | | R10 | pins | I/O | | | | | |
| D5 | | 1/0 | | | | | | | R11 | age | 1/0 | | | | | |
| D6 | | 1/0 | | | | | | R1 | R12 | High voltage pins | 1/0 | | | | | |
| D7 | န | 1/0 | | | | | | | R13 | Ē | 1/0 | | | | | |
| D8 | High voltage pins | 1/0 | | | | | | | R20 | - | 1/0 | | | | | |
| D9 |) tag | 1/0 | | | | | | | R21 | | 1/0 | | | | | |
| D10 | 보 | I/O | | | | | | R2 | R22 | 1 | I/O | | | | | |
| D11 |] ≌ | 1/0 | | | | | | | R23 |] | 1/0 | | | | | |
| D12 | 1 | 1/0 | | | | | | | R30 | | 1/0 | | | | | |
| D13 | | 1/0 | | | | | | _ | R31 | | 1/0 | | | | | |
| D14 | | 1/0 | | | | | | R3 | R32 | ٤ | 1/0 | | | | | |
| | | | | | | | | | R33 | Ď. | 1/0 | | | | | |
| | | | | | | | | | R40 | Standard pins | 1/0 | | | | | |
| | | | | | | | | | R41 | Sta | 1/0 | | | | | |
| | | | | | | | | R4 | R42 |] | 1/0 | | | | | |
| | | | | | | | | | R43 | | 1/0 | | | | | |
| | | | | | | | | RA | RA1 | Hot | ı | Use | chec | klist F | RA1/V | 'disp |

| | НМО | CS4 | 12 Series/HMC | CS414 Ser | ies/HMCS | 8424 Series |
|---|----------------------------|--------|-----------------------------------|--------------|---------------------|-------------|
| 2. RA1/Vdisp | | | 3. Divider (Div) | | | |
| ☐ RA1: Without pull-down MOS (D |)) | | Divider | 4 | 8 | 16 |
| □ Vdisp | | | HMCS414C | | | • |
| Note: If even one high-voltage pin is | | | HMCS414CL | | | |
| I/O option E, pin RA1/Vdisp m selected to function as Vdisp. | ust be | | HMCS414AC | | | |
| ROM code media Please specify the first type below (the EPROM on-package microcomputer) | type (including | ZTA | T TM version). | | | |
| ☐ EPROM: The upper bits and low programmed to the same programmed t | | | | | | ve bits are |
| ☐ EPROM: The upper bits and loger programmed to different programmed to diffe | | arat | ed. The upper fiv | e bits and I | ower five bi | ts are |
| 5. System oscillator (OSC1 and OS | · | | | | | |
| ☐ HMCS414C (5-V operation) | ☐ HMCS414C (3-V operati | _ | | ☐ HMCS4 | 14AC beed operat | ion) |
| $\square \text{ Resistor } (\text{Rf} = 18 \text{ k}\Omega \pm 1\%, + 8)$ | (O V Operati | 10117 | | (mgn sp | seed operat | 1011) |
| ☐ Ceramic oscillator | ☐ Ceramic os | cillat | tor | ☐ Cerami | c oscillator | |
| ☐ Crystal oscillator | ☐ Crystal osci | illato | r | ☐ Crystal | oscillator | |
| ☐ External clock | ☐ External clo | ck | | ☐ Externa | ıl clock | |
| 6. Stop mode Used Not used | | | 7. Package DP-42 FP-42S FP-44A | | | |

HMCS424C/CL/AC Electrical Characteristics

DC Characteristics (GND = 0 V, V_{disp} = V_{CC} – 40 V to V_{CC} , T_a = –20°C to +75°C, HMCS424C: V_{CC} = 3.5 V to 6 V, HMCS424CL: V_{CC} = 2.5 V to 6 V, HMCS424AC: V_{CC} = 4.5 V to 6 V)

| Item | Symbol | Pin | Min | Max | Unit | Test Condition | Notes |
|-------------------------------------|-----------------|--|-----------------------|-----------------------|------|---|------------|
| Input high voltage | V _{IH} | RESET, SCK, R3 ₂ /INT ₀ , R3 ₃ /INT ₁ | 0.8V _{CC} | V _{CC} + 0.3 | V | | |
| | | SI | 0.7V _{CC} | $V_{CC} + 0.3$ | ٧ | | |
| | | OSC ₁ | V _{CC} - 0.5 | V _{CC} + 0.3 | ٧ | HMCS424C/AC | |
| | | | V _{CC} - 0.3 | V _{CC} + 0.3 | ٧ | HMCS424CL | |
| Input low voltage | V _{IL} | RESET, $\overline{\text{SCK}}_{}$ $\text{R3}_2/\overline{\text{INT}}_{\underline{0}}$, $\text{R3}_3/\overline{\text{INT}}_1$ | -0.3 | 0.2V _{CC} | V | | |
| | | SI | 0.3 | 0.3V _{CC} | ٧ | | |
| | | OSC ₁ | -0.3 | 0.5 | ٧ | HMCS424C/AC | |
| | | | -0.3 | 0.3 | ٧ | HMCS424CL | <u>-</u> - |
| Output high voltage | V _{OH} | SCK, SO | V _{CC} - 1.0 | _ | ٧ | HMCS424C/AC: -I _{OH} = 1.0 mA | |
| | | | V _{CC} - 0.5 | | V | HMCS424C/AC: -I _{OH} = 0.5 mA; HMCS424CL: -I _{OH} = 0.3 mA | |
| Output low voltage | V _{OL} | SCK, SO | _ | 0.4 | ٧ | HMCS424C/AC: I _{OL} = 1.6 mA; HMCS424CL: I _{OL} = 0.4 mA | |
| Input/output leakage current | I _{IL} | RESET, SCK, R3 ₂ /INT ₀ , R3 ₃ /INT ₁ , SI, SO, OSC ₁ | | 1 | μА | V _{in} = 0 V to V _{CC} | 1 |
| Current dissipation in active | lcc | V _{CC} | | 2 | mA | HMCS424C: V _{CC} = 5 V; f _{OSC} = 4 MHz, + 8, or f _{OSC} = 2 MHz, +4 | 2, 5 |
| mode | | | | 0.7 | mA | HMCS424CL: V _{CC} = 3 V; f _{OSC} = 2 MHz, + 4 | 2, 5 |
| | | _ | | 3.2 | mA | HMCS424AC: V _{CC} = 5 V; f _{OSC} = 4 MHz, + 4 | 2, 5 |

DC Characteristics (GND = 0 V, $V_{disp} = V_{CC} - 40$ V to V_{CC} , $T_a = -20^{\circ}$ C to +75°C, HMCS424C: $V_{CC} = 3.5$ V to 6 V, HMCS424CL: $V_{CC} = 2.5$ V to 6 V, HMCS424AC: $V_{CC} = 4.5$ V to 6 V) (cont)

| item | Symbol | Pin | Min | Max | Unit | Test Condition | Notes |
|--|-------------------|-----------------|--------------|-----|------|---|-------|
| Current dissipation in standby | I _{SBY} | V _{CC} | _ | 1.2 | mA | HMCS424C: V _{CC} = 5 V; f _{OSC} = 4 MHz, + 8, or f _{OSC} = 2 MHz, + 4 | 3, 5 |
| mode | | | . — | 0.5 | mA | HMCS424CL: $V_{CC} = 3 V$; $f_{OSC} = 2 MHz$, + 8 | 3, 5 |
| | | | _ | 1.7 | mA | HMCS424AC: V _{CC} = 5 V; f _{OSC} = 4 MHz, + 4 | 3, 5 |
| Current dissipation in stop mode | I _{STOP} | V _{CC} | _ | 10 | μА | $\begin{array}{l} \text{HMCS424C/AC:} \\ \text{V}_{\text{in}(\overline{\text{TEST}})} = \text{V}_{\text{CC}} - 0.3 \text{ V to} \\ \text{V}_{\text{CC}}; \text{V}_{\text{in}(\text{RESET})} = 0 \text{ V} \\ \text{to } 0.3 \text{ V} \\ \text{HMCS424CL:} \\ \text{V}_{\text{in}(\overline{\text{TEST}})} = \text{V}_{\text{CC}} - 0.3 \text{ V to} \\ \text{V}_{\text{CC}}; \text{V}_{\text{in}(\text{RESET})} = 0 \text{ V} \\ \text{to } 0.2 \text{ V} \end{array}$ | 4 |
| Stop mode retaining voltage | V _{STOP} | V _{CC} | 2 | _ | V | | |

Notes: 1. Excluding pull up MOS current and output buffer current.

- 2. The MCU is in the reset state. Input/output current does not flow.
 - · MCU in reset state, operation mode
 - RESET, TEST: V_{CC}
 - D₀ to D₃, R3, R4: V_{CC}
 - D₄ to D₁₄, R0 to R2, RA₁: V_{disp}
- 3. The timer/counter operates with the fastest clock. Input/output current does not flow.
 - · MCU in standby mode
 - · Input/output in reset state
 - · Serial interface: Stop
 - · RESET: GND
 - TEST: VCC
 - D₀ to D₃, R3, R4: V_{CC}
 - D₄ to D₁₄, R0 to R2, RA₁: V_{disp}
- 4. Excluding pull-down MOS current.
- When f_{OSC} = x MHZ, estimate the current dissipation as follows: HMCS424C/AC: Maximum value at x MHz = (x/4) × (max. value at 4 MHz) HMCS424CL: Maximum value at x MHz = (x/2) × (max. value at 2 MHz)

Input/Output Characteristics for Standard Pins (GND = 0 V, V_{disp} = V_{CC} – 40 V to V_{CC} , Ta = –20°C to +75°C, HMCS424C: V_{CC} = 3.5 V to 6 V, HMCS424CL: V_{CC} = 2.5 V to 6 V, HMCS424AC: V_{CC} = 4.5 V to 6 V)

| Item | Symbol | Pin | Min | Тур | Max | Unit | Test Condition | Note |
|------------------------------------|------------------|--|-----------------------|-----|-----------------------|------|---|------|
| Input high voltage | V _{IH} | D ₀ to D ₃ , R3, R4 | 0.7V _{CC} | _ | V _{CC} + 0.3 | V | | - |
| Input low voltage | V _{IL} | D ₀ to D ₃ , R3, R4 | -0.3 | | 0.3V _{CC} | ٧ | | |
| Output high voltage | V _{OH} | D ₀ to D ₃ , R3, R4 | V _{CC} - 1.0 | _ | _ | ٧ | HMCS424C/AC: -I _{OH} = 1.0 mA | 1 |
| | | D ₀ to D ₃ , R3, R4 | V _{CC} - 0.5 | _ | _ | V | HMCS424C/AC: -I _{OH} = 0.5 mA; HMCS424CL: -I _{OH} = 0.3 mA | 1 |
| Output low voltage | V _{OL} | D ₀ to D ₃ , R3, R4 | _ | | 0.4 | ٧ | HMCS424C/AC: I _{OL} = 1.6 mA HMCS424CL: I _{OL} = 0.4 mA | |
| Input/output leakage current | | D ₀ to D ₃ , R3, R4 | | _ | 1 | μА | V _{in} = 0 V to V _{CC} | 2 |
| Pull-up MOS current | -I _{PU} | D ₀ to D ₃ , R3, R4 | 30 | 60 | 150 | μА | $V_{CC} = 5 V$, $V_{in} = 0 V$ | 3 |
| | | D ₀ to D ₃ , R3, R4 | 3 | 15 | 50 | μА | HMCS424CL only: V _{CC} = 3 V, V _{in} = 0 V | 3 |

Notes: 1. Applied to I/O pins selected as CMOS output by mask option.

Pull-up MOS current and output buffer current are excluded.

^{3.} Applied to I/O pins selected as with pull-up MOS by mask option.

Input/Output Characteristics for High-Voltage Pins (GND = 0 V, V_{disp} = V_{CC} – 40 V to V_{CC} , Ta = -20°C to +75°C, HMCS424C: V_{CC} = 3.5 V to 6 V, HMCS424CL: V_{CC} = 2.5 V to 6 V, HMCS424AC: V_{CC} = 4.5 V to 6 V)

| tem | Symbol | Pin | Min | Тур | Max | Unit | Test Condition N | ote |
|------------------------------------|-----------------|---|-----------------------|-----|-----------------------|------|--|-----|
| nput high oltage | V _{IH} | D ₄ to D ₁₄ , R1, R2, RA ₁ | 0.7V _{CC} | | V _{CC} + 0.3 | ٧ | | |
| oput low oltage | V _{IL} | D ₄ to D ₁₄ , R1, R2, RA ₁ | V _{CC} - 40 | _ | 0.3V _{CC} | V | | |
| Output high voltage | V _{OH} | D ₄ to D ₁₄ | V _{CC} - 3.0 | | | V | $-I_{OH}$ = 15 mA, HMCS424C/CL: V_{CC} = 5 V ± 20%; HMCS424AC: V_{CC} = 4.5 V to 6.0 V | |
| | | | V _{CC} - 2.0 | _ | | V | $-I_{OH}$ = 10 mA, HMCS424C/CL: V_{CC} = 5 V ±20%; HMCS424AC: V_{CC} = 4.5 V to 6.0 V | |
| | | | V _{CC} – 1.0 | _ | _ | V | HMCS424C/AC: -I _{OH} = 4 mA; HMCS424CL: -I _{OH} = 2.5 mA | |
| | | R0 to R2 | V _{CC} - 3.0 | _ | _ | V | $-I_{OH} = 3$ mA, $+I_{OC} = 4.0$ mA, $+I_{CC} = 5$ V ± 20 % $+I_{CC} = 5$ V ± 20 % $+I_{CC} = 4.5$ V to 6.0 V | |
| | | | V _{CC} – 2.0 | _ | _ | V | -I _{OH} = 2 mA, HMCS424C/CL: V _{CC} = 5 V ±20%; HMCS424AC: V _{CC} = 4.5 V to 6.0 V | |
| | | | V _{CC} – 1.0 | _ | _ | ٧ | HMCS424C/AC: -I _{OH} = 0.8 mA HMCS424CL: -I _{OH} = 0.5 mA | |
| Output low voltage | V _{OL} | D ₄ to D ₁₄ , R0 to R2 | _ | _ | V _{CC} – 37 | ٧ | $V_{disp} = V_{CC} - 40 \text{ V}$ | 1 |
| | | D ₄ to D ₁₄ , R0 to R2 | | *** | V _{CC} - 37 | ٧ | | 2 |
| Input/output leakage current | 1112 | D ₄ to D ₁₄ , R0 to R2, RA ₁ | _ | | 20 | μА | | 3 |
| Pull-down MOS current | I _{PD} | D ₄ to D ₁₄ , R0 to R2, RA ₁ | | 250 | 600 | μА | V _{disp} = V _{CC} - 35 V, V _{in} = V _{CC} | 1 |

Notes: 1. Applied to I/O pins selected as with pull-down MOS by mask option.

- 2. Applied to I/O pins selected as without pull-down MOS (PMOS open drain) by mask option.
- 3. Pull-down MOS current and output buffer current are excluded.

AC Characteristics (GND = 0 V, V_{disp} = V_{CC} – 40 V to V_{CC} , Ta = –20°C to +75°C, HMCS424C: V_{CC} = 3.5 V to 6 V, HMCS424CL: V_{CC} = 2.5 V to 6 V, HMCS424AC: V_{CC} = 4.5 V to 6 V)

| Item | Symbol | Pin | Min | Тур | Max | Unit | Test Condition | Note |
|------------------------------------|--|--|------|-----|------|------|---|---------------------------------------|
| Oscillation frequency | fosc | OSC ₁ , OSC ₂ | 0.4 | 4 | 4.5 | MHz | HMCS424C: divide-by-8 | · · · · · · · · · · · · · · · · · · · |
| | | | 0.2 | 2 | 2.25 | MHz | HMCS424C: divide-by-4 | |
| | | | 0.4 | 2 | 2.25 | MHz | HMCS424CL: divide-by-8 | |
| | | | 0.2 | 4 | 4.5 | MHz | HMCS424AC: divide-by-4 | |
| Instruction cycle time | t _{cyc} | | 1.78 | 2 | 20 | μs | HMCS424C | |
| | | | 3.55 | 4 | 20 | μs | HMCS424CL | |
| | | | 0.89 | 1 | 20 | μs | HMCS424AC | |
| Oscillator stabilization time | t _{RC} | OSC ₁ , OSC ₂ | | | 20 | ms | HMCS424C/AC | 1 |
| | | | | _ | 60 | ms | HMCS424CL | 1 |
| External clock high and low widths | t _{CPH} , t _{CPL} | OSC ₁ | 92 | _ | | ns | HMCS424C: divide-by-8 HMCS424AC: divide-by-4 | 2 |
| | | | 203 | _ | _ | ns | HMCS424C: divide-by-4 HMCS424CL: divide-by-8 | 2 |

AC Characteristics (GND = 0 V, $V_{disp} = V_{CC} - 40$ V to V_{CC} , $Ta = -20^{\circ}$ C to +75°C, HMCS424C: $V_{CC} = 3.5$ V to 6 V, HMCS424CL: $V_{CC} = 2.5$ V to 6 V, HMCS424AC: $V_{CC} = 4.5$ V to 6 V) (cont)

| Item | Symbol | Pin | Min | Тур | Max | Unit | Test Condition | Note |
|-----------------------------|-------------------|------------------|-------------|-------------|-----|------------------|-------------------------------------|------|
| External clock rise time | t _{CPr} | OSC ₁ | | | 20 | ns | | 2 |
| External clock fall time | t _{CPf} | OSC ₁ | | - | 20 | ns | | 2 |
| INT ₀ high width | t _{IH} | ĪNT ₀ | 2 | _ | _ | t _{cyc} | | 3 |
| INT ₀ low width | t _{IL} | INT ₀ | 2 | | | t _{cyc} | | 3 |
| INT ₁ high width | t _{IH} | ĪNT ₁ | 2 | _ | _ | t _{cyc} | | 3 |
| INT ₁ low width | t _{IL} | INT ₁ | 2 | _ | | t _{cyc} | | 3 |
| RESET high width | ^t RSTH | RESET | 2 | | | t _{cyc} | | 4 |
| Input capacitance | C _{in} | All pins | | - | 15 | pF | f = 1 MHz, V _{in} = 0 V | |
| RESET fall time | t _{RSTf} | | _ | _ | 20 | ms | HMCS424C/AC | 4 |
| | | | _ | | 15 | ms | HMCS424CL | 4 |

Notes: 1. The oscillator stabilization time is period from when V_{CC} reaches its minimum allowable voltage (HMCS424C: 3.5 V, HMCS424CL: 2.5 V, HMCS424AC: 4.5 V) at power-on until when the oscillator stabilizes, or after RESET goes high. At power-on or recovering from stop mode, apply the RESET input for more than t_{RC} to meet the necessary time for oscillator stabilization. Since t_{RC} depends on the crystal or ceramic circuit constant and stray capacitance, consult with the crystal or ceramic oscillator manufacturer when designing the reset circuit.

- 2. See figure 33.
- 3. See figure 34.
- 4. See figure 35.

Serial Interface Timing Characteristics (GND = 0 V, V_{disp} = V_{CC} – 40 V to V_{CC} , Ta = –20°C to +75°C, HMCS424C: V_{CC} = 3.5 V to 6 V, HMCS424CL: V_{CC} = 2.5 V to 6 V, HMCS424AC: V_{CC} = 4.5 V to 6 V)

During Transmit Clock Output

| Item | Symbol | Pin | Min | Тур | Max | Unit | Test Condition | Notes |
|------------------------------------|---------------------|-----|------|-----|-----|-------------------|-----------------------|-------|
| Transmit clock cycle time | t _{Scyc} | SCK | 1 | | | t _{cyc} | | 1, 2 |
| Transmit clock high and low widths | t _{SCKH} , | SCK | 0.5 | | _ | t _{Scyc} | | 1, 2 |
| Transmit clock rise and fall times | tsckr, tsckf | SCK | _ | _ | 100 | ns | HMCS424C/AC | 1, 2 |
| | _ | | _ | _ | 300 | ns | HMCS424CL | 1, 2 |
| Serial output data | toso | SO | | _ | 300 | ns | HMCS424C | 1, 2 |
| delay time | | | | _ | 600 | ns | HMCS424CL | 1, 2 |
| | | | _ | | 250 | ns | HMCS424AC | 1, 2 |
| Serial input data | t _{SSI} | SI | 500 | - | | ns | HMCS424C | 1 |
| setup time | | | 1000 | _ | _ | ns | HMCS424CL | 1 |
| | | | 300 | _ | | ns | HMCS424AC | 1 |
| Serial input data | t _{HSI} | SI | 150 | | _ | ns | HMCS424C/AC | 1 |
| hold time | | | 500 | | | ns | HMCS424CL | 1 |

Notes: 1. See figure 36.

2. See figure 37.

Serial Interface Timing Characteristics (GND = 0 V, V_{disp} = V_{CC} – 40 V to V_{CC} , Ta = –20°C to +75°C, HMCS424C: V_{CC} = 3.5 V to 6 V, HMCS424CL: V_{CC} = 2.5 V to 6 V, HMCS424AC: V_{CC} = 4.5 V to 6 V)

During Transmit Clock Input

| Item | Symbol | Pin | Min | Тур | Max | Unit | Test Condition | Notes |
|------------------------------------|--|-----|------|-----|-----|-------------------|-----------------------|-------|
| Transmit clock cycle time | t _{Scyc} | SCK | 1 | | _ | t _{cyc} | | 1 |
| Transmit clock high and low widths | t _{SCKH} , t _{SCKL} | SCK | 0.5 | _ | _ | t _{Scyc} | | 1 |
| Transmit clock rise and fall times | t _{SCKr} , | SCK | _ | _ | 100 | ns | HMCS424C/AC | 1 |
| | | | _ | _ | 300 | ns | HMCS424CL | 1 |
| Serial output data | t _{DSO} | so | _ | _ | 300 | ns | HMCS424C | 1, 2 |
| delay time | | | _ | _ | 600 | ns | HMCS424CL | 1, 2 |
| | | | _ | _ | 250 | ns | HMCS424AC | 1, 2 |
| Serial input data | t _{SSI} | SI | 500 | | - | ns | HMCS424C | 1 |
| setup time | | | 1000 | _ | | ns | HMCS424CL | 1 |
| | | | 300 | | | ns | HMCS424AC | 1 |
| Serial input data | t _{HSI} | SI | 150 | _ | | ns | HMCS424C/AC | 1 |
| hold time | | | 500 | | _ | ns | HMCS424CL | 1 |

Notes: 1. See figure 36.

2. See figure 37.




Figure 33 Oscillator Timing




Figure 34 Interrupt Timing




Figure 35 Reset Timing




Figure 36 Serial Interface Timing




Figure 37 Timing Load Circuit

HMCS424C/CL/AC Option List

Please check off the appropriate applications and enter the necessary information.

| 5-V operation: | | ☐ HMCS424C (HD404240) |
|----------------|-----------------------|-------------------------|
| | 3-V operation: | ☐ HMCS424CL (HD40L4240) |
| | High speed operation: | ☐ HMCS424AC (HD40A4240) |

| Date of order | |
|--------------------------------------|--|
| Customer | |
| Department | |
| Name | |
| ROM code name | |
| LSI type number (Hitachi's entry) | |

- 1. I/O option
- A: Without pull-up MOS (NMOS open drain)
- C: CMOS (cannot be used as input)
- D: Without pull-down MOS (PMOS open drain)

B: With pull-up MOS

E: With pull-down MOS

Note: I/O options masked by are not available.

| | Note: I/O options masked by are not a | | | | | | t ava | iable. | | | | | | | | |
|-------|---------------------------------------|-----|--------------------|---|-----|----|------------|------------------------|-----|-------------------|------|---------|-------|------|---|---|
| Pin | | /O | I/O option Pin I/O | | I/O | | I/O option | | | | | | | | | |
| 1 111 | 1/0 | | Α | В | С | D | E |] "" | | 1/0 | | Α | В | С | D | Ε |
| D0 | ins | 1/0 | | | | | | | R00 | | 0 | | | | | |
| D1 | Standard pins | 1/0 | | | | | | Ro | R01 | | 0 | | | | | |
| D2 | gu | 1/0 | | | | | | nu | R02 | | 0 | | | | | |
| D3 | ॐ | 1/0 | | | | | | | R03 | | 0 | | | | | |
| D4 | | 1/0 | | | | | | | R10 | High voltage pins | 1/0 | | | | | |
| D5 | | 1/0 | | | | | | R1 | R11 | | 1/0 | | | | | |
| D6 | | 1/0 | | | | | | | R12 | ş | 1/0 | | | | | |
| D7 | SL | 1/0 | 0 | | | | | R13 | ļ ģ | 1/0 | | | | | | |
| D8 | High voltage pins | 1/0 | | | | | | | R20 | | 1/0 | | | | | |
| D9 | oltaç | 1/0 | | | | | | R2 | R21 | | 1/0 | | | | | |
| D10 | ج د | 1/0 | | | | | | | R22 | | 1/0 | | | | | |
| D11 | Ť | 1/0 | | | | | | | R23 | | 1/0 | | | | | |
| D12 |] | 1/0 | | | | | | | R30 | | 9 | | | | | |
| D13 | | I/O | | | | | | R3 | R31 | | 9 | | | | | |
| D14 | | I/O | | | | | | กง | R32 | ins | 9 | | | | | |
| | | | | | | | | | R33 | Standard pins | 9 | | | | | |
| | | | | | | | | | R40 | anda | 1/0 | | | | | |
| | | | | | | | | R4 | R41 | St | 1/0 | | | | | |
| | | | | | | | | | R42 | | 1/0 | | | | | |
| | | | | | | | | | R43 | | 1/0 | | | | | |
| | | | | | | RA | RA1 | High voltage Pin | ı | Use | chec | klist F | RA1/V | disp | | |

HMCS412 Series/HMCS414 Series/HMCS424 Series 2. RA1/Vdisp 3. Divider (Div) ☐ RA1: Without pull-down MOS (D) Divider 4 8 □ Vdisp HMCS424C \Box Note: If even one high-voltage pin is selected with HMCS424CL П I/O option E, pin RA1/Vdisp must be selected HMCS424AC \Box to function as Vdisp. 4. ROM code media Please specify the first type below (the upper bits and lower bits are mixed together), when using the EPROM on-package microcomputer type (including ZTATTM version). ☐ EPROM: The upper bits and lower bits are mixed together. The upper five bits and lower five bits are programmed to the same EPROM in alternating order (i.e., LULULU...). ☐ EPROM: The upper bits and lower bits are separated. The upper five bits and lower five bits are programmed to different EPROMS. 5. System oscillator (OSC1 and OSC2) ☐ HMCS424C ☐ HMCS424CL ☐ HMCS424AC (5-V operation) (3-V operation) (high speed operation) ☐ Ceramic oscillator ☐ Ceramic oscillator ☐ Ceramic oscillator ☐ Crystal oscillator ☐ Crystal oscillator ☐ Crystal oscillator ☐ External clock ☐ External clock ☐ External clock 6. Stop mode 7. Package ☐ Used □ DP-42 □ Not used □ DP-42S ☐ FP-44A