



Integrated Device Technology, Inc.

# SELF-TIMED BiCMOS ECL STATIC RAM 64K (16K x 4-BIT) STRAM

PRELIMINARY  
IDT10496RL  
IDT100496RL  
IDT101496RL

## FEATURES:

- 16,384-words x 4-bit organization
- Self-Timed, with registers on inputs and latches on outputs
- Balanced Read/Write cycle time: 10/12/15 ns
- Access time: 10/12/15 ns (max.)
- Fully compatible with ECL logic levels
- Through-hole DIP and surface-mount packages

## DESCRIPTION:


The IDT10496RL, IDT100496RL and IDT101496RL are 65,536-bit high-speed BiCEMOS™ ECL static random access memories organized as 16K x 4, with inputs and outputs fully compatible with ECL levels. Clocked registers on inputs

and latches on outputs, and the self-timed write operation, provide enhanced system performance over conventional RAMs, providing easier design and improved system level cycle times.

Inputs are captured by the leading edge of an externally supplied differential clock. The small input valid window required means more margin for systemskews. Logic-to-memory propagation delay is included in device cycle time calculation, allowing this device to deliver better system performance than asynchronous SRAMs and glue logic.

Write timing is controlled internally based on the clock. Write Enable has no special requirements. The device allows balanced read and write cycle times, and reads and writes can be inserted in any order.

## FUNCTIONAL BLOCK DIAGRAM



BiCEMOS is a trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGE

© 1990 Integrated Device Technology, Inc.



5.6 ~ |

AUGUST 1990


DSC-8007/1

1

## PIN CONFIGURATION



400-Mil-Wide  
CERAMIC PACKAGE  
C32




300-Mil-Wide  
PLASTIC SOJ PACKAGE  
Y32

## PIN DESCRIPTION

Symbol	Pin Name
A0 through A13	Address Inputs
D0 through D3	Data Inputs
Q0 through Q3	Data Outputs
WE	Write Enable Input
CS	Chip Select Input (Internal pull down)
CLK, CLK	Differential Clock Inputs
VBB	Reference Voltage Output (=1.32V)
VEE	More Negative Supply Voltage
Vcc	Less Negative Supply Voltage
NC	No Connect - not internally bonded

2771 tbl 01

## LOGIC SYMBOL



16Kx4  
STRAM

2771 drw 05

## AC OPERATING RANGES<sup>(1)</sup>

I/O	VEE	Temperature
10K	-5.2V ±5%	0 TO 75°C, air flow exceeding 2 m/sec
100K	-4.5V ±5%	0 TO 85°C, air flow exceeding 2 m/sec
101K	-4.75V to -5.46V	0 TO 75°C, air flow exceeding 2 m/sec

2764 tbl 02

### NOTE:

1. Referenced to Vcc

## CAPACITANCE (TA=+25°C, f=1.0MHz)

Symbol	Parameter	DIP		SOJ		Unit
		Typ.	Max.	Typ.	Max.	
CINCLK	Input Capacitance CLK/CLK	6	—	3	—	pF
CIN	Input Capacitance except CLK/CLK	4	—	3	—	pF
COUT	Output Capacitance	6	—	3	—	pF

2773 tbl 03

## TRUTH TABLE<sup>(1)</sup>

CS	WE	CLK	Dataout <sup>(2)</sup>	Function
H	X	↑	L	Deselected
L	H	↑	RAM Data	Read
L	L	↑	WRITE Data	Write

2773 tbl 04

### NOTES:

1. H=High, L=Low, X=Don't Care
2. DATAout initiated by falling edge of CLK.

## ECL-10K ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Rating	Value	Unit
VTERM	Terminal Voltage With Respect to GND	+0.5 to -7.0	V
TA	Operating Temperature	0 to +75	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
TSTG	Storage Temperature	Ceramic -65 to +150 Plastic -55 to +125	°C
PT	Power Dissipation	2.0	W
IOUT	DC Output Current (Output High)	-50	mA

2771 Dtl 05

### NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## ECL-10K DC ELECTRICAL CHARACTERISTICS

(V<sub>EE</sub> = -5.2V, R<sub>L</sub> = 50Ω to -2.0V, TA = 0 to +75°C for DIP, air flow exceeding 2 m/sec)

Symbol	Parameter	Test Conditions	Min. (B)	Typ. <sup>(1)</sup>	Max. (A)	Unit	TA
VOH	Output HIGH Voltage	V <sub>IN</sub> = V <sub>IHA</sub> or V <sub>ILB</sub>	-1000 -960 -900	-885	-840 -810 -720	mV	0°C 25°C 75°C
VOL	Output LOW Voltage	V <sub>IN</sub> = V <sub>IHA</sub> or V <sub>ILB</sub>	-1870 -1850 -1830	—	-1665 -1650 -1625	mV	0°C 25°C 75°C
VOHC	Output Threshold HIGH Voltage	V <sub>IN</sub> = V <sub>IHB</sub> or V <sub>ILA</sub>	-1020 -980 -920	—	—	mV	0°C 25°C 75°C
VOLC	Output Threshold LOW Voltage	V <sub>IN</sub> = V <sub>IHB</sub> or V <sub>ILA</sub>	—	—	-1645 -1630 -1605	mV	0°C 25°C 75°C
V <sub>IH</sub>	Input HIGH Voltage	Guaranteed Input Voltage High for All Inputs <sup>(2)</sup>	-1145 -1105 -1045	—	-840 -810 -720	mV	0°C 25°C 75°C
V <sub>IL</sub>	Input LOW Voltage	Guaranteed Input Voltage Low for All Inputs <sup>(2)</sup>	-1870 -1850 -1830	—	-1490 -1475 -1450	mV	0°C 25°C 75°C
I <sub>IH</sub>	Input HIGH Current	V <sub>IN</sub> = V <sub>IHA</sub>	CS — Others	— — —	220 110	μA	— —
I <sub>IL</sub>	Input LOW Current	V <sub>IN</sub> = V <sub>ILB</sub>	CS 0.5 Others	— — —	170 90	μA	— —
IEE	Supply Current	All Inputs and Outputs Open <sup>(2)</sup>	-260	-200	—	mA	—

### NOTES:

- Typical parameters are specified at V<sub>EE</sub> = -5.2V, TA = +25°C and maximum loading.
- Except CLK and CLK, one of which is tied low and one is tied high.

2771 Dtl 06

## ECL-100K ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Rating		Value	Unit
VTERM	Terminal Voltage With Respect to GND		+0.5 to -7.0	V
TA	Operating Temperature		0 to +85	°C
TBIAS	Temperature Under Bias		-55 to +125	°C
TSTG	Storage Temperature	Ceramic	-65 to +150	°C
		Plastic	-55 to +125	
PT	Power Dissipation		2.0	W
IOUT	DC Output Current (Output High)		-50	mA

2771 b1 07

### NOTE:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## ECL-100K DC ELECTRICAL CHARACTERISTICS

(V<sub>EE</sub> = -4.5V, R<sub>L</sub> = 50Ω to -2.0V, TA = 0 to +85°C, air flow exceeding 2 m/sec)

Symbol	Parameter	Test Conditions		Min. (B)	Typ. <sup>(1)</sup>	Max. (A)	Unit
VOH	Output HIGH Voltage	V <sub>IN</sub> = V <sub>IHA</sub> or V <sub>ILB</sub>		-1025	-955	-880	mV
VOL	Output LOW Voltage	V <sub>IN</sub> = V <sub>IHA</sub> or V <sub>ILB</sub>		-1810	-1715	-1620	mV
VOHC	Output Threshold HIGH Voltage	V <sub>IN</sub> = V <sub>IHB</sub> or V <sub>ILA</sub>		-1035	—	—	mV
VOLC	Output Threshold LOW Voltage	V <sub>IN</sub> = V <sub>IHB</sub> or V <sub>ILA</sub>		—	—	-1610	mV
V <sub>IH</sub>	Input HIGH Voltage	Guaranteed Input Voltage High for All Inputs <sup>(2)</sup>		-1165	—	-880	mV
V <sub>IL</sub>	Input LOW Voltage	Guaranteed Input Voltage Low for All Inputs <sup>(2)</sup>		-1810	—	-1475	mV
I <sub>IH</sub>	Input HIGH Current	V <sub>IN</sub> = V <sub>IHA</sub>	CS	—	—	220	μA
			Others	—	—	110	
I <sub>IL</sub>	Input LOW Current	V <sub>IN</sub> = V <sub>ILB</sub>	CS	0.5	—	170	μA
			Others	-50	—	90	
IEE	Supply Current	All Inputs and Outputs Open <sup>(2)</sup>		-240	-180	—	mA

2771 b1 08

### NOTES:

- Typical parameters are specified at V<sub>EE</sub> = -4.5V, TA = +25°C and maximum loading.
- Except CLK and  $\overline{\text{CLK}}$ , one of which is tied low and one is tied high.

# ECL-101K ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Rating	Value	Unit
VTERM	Terminal Voltage With Respect to GND	+0.5 to -7.0	V
TA	Operating Temperature	0 to +75	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
TSTG	Storage Temperature	Ceramic -65 to +150 Plastic -55 to +125	°C
PT	Power Dissipation	2.0	W
IOUT	DC Output Current (Output High)	-50	mA

2771 tcl 09

## NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# ECL-101K DC ELECTRICAL CHARACTERISTICS

(V<sub>EE</sub> = -5.2V, R<sub>L</sub> = 50Ω to -2.0V, TA = 0 to +75°C for DIP, air flow exceeding 2 m/sec)

Symbol	Parameter	Test Conditions	Min. (B)	Typ. <sup>(1)</sup>	Max. (A)	Unit
VOH	Output HIGH Voltage	V <sub>IN</sub> = V <sub>IHA</sub> or V <sub>ILB</sub>	-1025	-955	-880	mV
VOL	Output LOW Voltage	V <sub>IN</sub> = V <sub>IHA</sub> or V <sub>ILB</sub>	-1810	-1715	-1620	mV
VOHC	Output Threshold HIGH Voltage	V <sub>IN</sub> = V <sub>IHB</sub> or V <sub>ILA</sub>	-1035	—	—	mV
VOLC	Output Threshold LOW Voltage	V <sub>IN</sub> = V <sub>IHB</sub> or V <sub>ILA</sub>	—	—	-1610	mV
V <sub>IH</sub>	Input HIGH Voltage	Guaranteed Input Voltage High for All Inputs <sup>(2)</sup>	-1165	—	-880	mV
V <sub>IL</sub>	Input LOW Voltage	Guaranteed Input Voltage Low for All Inputs <sup>(2)</sup>	-1810	—	-1475	mV
I <sub>IH</sub>	Input HIGH Current	V <sub>IN</sub> = V <sub>IHA</sub>	—	—	220	μA
		CS			110	
		Others	—	—	—	—
I <sub>IL</sub>	Input LOW Current	V <sub>IN</sub> = V <sub>ILB</sub>	0.5	—	170	μA
		CS			90	
		Others	-50	—	—	—
IEE	Supply Current	All Inputs and Outputs Open <sup>(2)</sup>	-260	-200	—	mA

## NOTES:

- Typical parameters are specified at V<sub>EE</sub> = -5.2V, TA = +25°C and maximum loading.
- Except CLK and CLR, one of which is tied low and one is tied high.

2771 tcl 10

### AC TEST INPUT PULSE



Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
tR	Output Rise Time	—	—	2	—	ns
tF	Output Fall Time	—	—	2	—	ns

The timing diagram shows the relationship between several signals over time:

- CLK**: A periodic clock signal. The interval between two rising edges is labeled **ICYC**.
- CS**: Chip Select signal, shown as a series of pulses. A 'DESELECT' period is indicated between the first and second pulses.
- ADDR**: Address bus, showing data being sent to the device. It includes a 'DESELECT' period.
- DATIN**: Data input bus, showing data being sent to the device. It includes a 'DESELECT' period.
- WE**: Write Enable signal, shown as a series of pulses. A 'DESELECT' period is indicated between the first and second pulses.
- DATAOUT**: Data output bus, showing data being sent from the device. It includes a 'DESELECT' period.

The sequence of operations is labeled above the signals:

- READ**: Data is read from the device.
- DESELECT**: The device is deselected.
- WRITE**: Data is written to the device.
- READ**: Data is read from the device.
- WRITE**: Data is written to the device.
- WRITE**: Data is written to the device.
- READ**: Data is read from the device.
- READ**: Data is read from the device.

Key timing parameters shown are **ICYC** (Instruction Cycle) and **IACC** (Instruction Access Cycle).

2771 drw 08

address (the latency, or tACC) is  
tACC = tACC or (tWH + tDR),  
whichever is larger.

The output latch takes some time to change state for the next cycle, but this time is very short. Therefore, data hold time from clock low (tDH) is specified as zero minimum hold time.

#### DESELECT TIMING

Because the outputs are latched, they will continue to drive the output pins until a disable state is clocked through the device. The deselected state is achieved by de-asserting chip select ( $\overline{CS}$  high) at rising edge of clock. This case occurs at ② below. Outputs then attain the disable state (low) tACC later. Status of other inputs do not effect the disabling of the device when chip select is de-asserted with the proper relation to clock.

#### WRITE TIMING

Write cycles are identical to read cycles, except that write enable and write data need also be supplied, with the appropriate setup and hold timing. The device has on-chip timing that handles all aspects of writing data into the addressed RAM cell without the need for external write-pulse generation. The timing logic uses the clock-high time as the write pulse, and thus determines the minimum clock-high time, tWH.

In addition to writing to the RAM cell, the write data is fed to the output register by a multiplexer, so that write data is available on the output pins in the appropriate time slot (i.e. after tWH + tDR). This function is sometimes called "Transparent Write," and is useful for write-through cache applications. Thus the input data sampled at ② is available on the output at the end of the cycle.

There are no restrictions on the order of read cycles and write cycles.

# AC ELECTRICAL CHARACTERISTICS (Over the AC Operating Range)


Symbol	Parameter <sup>(1)</sup>	Test Condition	10496RL10 100496RL10 101496RL10		10496RL12 100496RL12 101496RL12		10496RL15 100496RL15 101496RL15		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle									
tCYC	Cycle Time	—	10	—	12	—	15	—	ns
tACC <sup>(2)</sup>	Access Time from Clock High	—	—	10	—	12	—	15	ns
tWL	Clock Low Pulse Width	—	5	—	5	—	6	—	ns
tWH	Clock High Pulse Width	—	5	—	5	—	6	—	ns
tSCS	Setup Time for Chip Select	—	1	—	1	—	1	—	ns
tSA	Setup Time for Address	—	1	—	1	—	1	—	ns
tHCS	Hold Time for Chip Select	—	2	—	2.5	—	2.5	—	ns
tHA	Hold Time for Address	—	2	—	2.5	—	2.5	—	ns
tDH	Data Hold from Clock Low	—	2	—	2	—	2	—	ns
tDR	Data Ready from Clock Low	—	0	5	0	5	0	5	ns

2771 b1 11

## NOTES:

1. Input and Output reference level is 50% point of waveform.
2. Access time is the larger of t<sub>ACC</sub> or t<sub>WH</sub> + t<sub>DR</sub>.

## READ CYCLE TIMING DIAGRAM



2771 d1w 09



# AC ELECTRICAL CHARACTERISTICS (Over the AC Operating Range)

Symbol	Parameter <sup>(1)</sup>	Test Condition	10496RL10 100496RL10 101496RL10		10496RL12 100496RL12 101496RL12		10496RL15 100496RL15 101496RL15		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
			Write Cycle <sup>(2)</sup>						
tSWE	Setup Time for Write Enable	—	1	—	1	—	1	—	ns
tSD	Setup Time for Data In	—	1	—	1	—	1	—	ns
tHWE	Hold Time for Write Enable	—	2	—	2.5	—	2.5	—	ns
tHD	Hold Time for Data In	—	2	—	2.5	—	2.5	—	ns


2771 tbl 12

## NOTES:

1. Input and Output reference level is 50% point of waveform.

2. All Setup, Hold, and Access timing are the same as the Read Cycle with the addition of above requirements. Write Data appears on output pins after falling edge of clock.


## WRITE CYCLE TIMING DIAGRAM




2771 drw 10

## CLOCK INPUT


The clock input circuit has been designed to accommodate both single-ended and differential mode operation. Differential mode exhibits better common-mode noise rejection and is obtained by driving both true and complement clock lines with a differential driver, as shown in Figure (a). Single-ended operation is achieved as either falling-edge-active or rising-edge-active, as shown in Figures (b) and (c), respectively. VBB is designed to drive clock input only and is not intended to be used for any other purpose.



(a) Differential Mode



(b) Falling-Edge-Active  
Single-Ended Mode



(c) Rising-Edge-Active  
Single-Ended Mode

2771 drw 11

## ORDERING INFORMATION

IDT	XXX	X	XX	X	X		
	Device Type	Architecture	Speed	Package	Process/ Temp. Range		
						Blank	Commercial
						C	Sidebraze DIP
						Y	Small-outline J-bend
						10	
						12	Speed in Nanoseconds
						15	
						RL	Registered Inputs, Latched Outputs
						10496	64K (16K x 4-bits) BiCMOS ECL-10K Self-Timed Static RAM
						100496	64K (16K x 4-bits) BiCMOS ECL-100K Self-Timed Static RAM
						101496	64K (16K x 4-bits) BiCMOS ECL-101K Self-Timed Static RAM

2771 drw 12