# **Single Wire LIN Transceiver** with Regulator Control

NCV7310 provides the physical interface for LIN (Local Interconnect Network). The device works in cooperation with a microprocessor providing serial data to a single wire network, and receiving data over the same network. System design requires a master/slave operation. The device is backward compatible with ISO9141 while meeting the newer LIN objectives, including slew rate control. Applications can be found in the industrial market as well as the automotive market. This device includes an inhibit (INH) function used to control an external voltage regulator.

### Features

- Single–Wire Transceiver Compatible with the LIN Protocol
- Also Compatible with ISO 9141
- 20 kbit/s Operation
- Low Current Sleep Mode
- Short Circuit Protection
- Thermal Shutdown
- ESD to 4.0 kV All Pins
- Loss of Ground Does Not Affect Bus Activity
- Unpowered Node Does Not Affect Bus Activity



Figure 1. Block Diagram



## ON Semiconductor<sup>™</sup>

http://onsemi.com



SO-8 D SUFFIX CASE 751

#### PIN CONNECTION AND MARKING DIAGRAM



A	= Assembly Location
WL, L	= Wafer Lot
YY, Y	= Year
WW, W	= Work Week

#### ORDERING INFORMATION

Device	Package	Shipping
NCV7310D	SO–8	95 Units/Rail
NCV7310DR2	SO–8	2500 Tape & Reel



1. After wake-up via bus.

2. ON when INH not used to control external voltage regulator.

3. After V<sub>S</sub> power up.

#### Figure 2. State Diagram

#### **MAXIMUM RATINGS\***

Symbol	Rating	Value	Unit
V <sub>CC</sub>	Logic Power Supply Voltage	-0.3 to 6.0	V
V <sub>S</sub>	Battery Supply Voltage	-0.3 to 40	V
Bus	Bus Input Voltage	-20 to 28	Vdc
Bus	Bus Input Voltage (t < 1.0 ms)	40	V
EN, TxD, RxD	Logic Input Voltage	-0.3 to V <sub>CC</sub> + 0.3	V
INH	INHIBIT	–0.3 to V <sub>S</sub> + 0.3	V
ESD	ESD Discharge Susceptibility (Human Body Model)	4.0	kV
TJ	Operating Junction Temperature	-40 to 150	°C
Tstg	Storage Temperature Range	–55 to 150	°C
R <sub>θJC</sub> R <sub>θJA</sub>	Package Thermal Resistance Junction-to-Case Junction-to-Ambient	45 165	°C/W °C/W

\*The maximum package power dissipation must be observed.

ELECTRICAL CHARACTERISTICS	(4.5 V $\leq$ V_{CC} $\leq$ 5.5 V, 6.0 V $\leq$ V_S $\leq$ 20 V, R_T = 1.0 kΩ, EN = V_{CC},
$-40^\circ C \leq T_J \leq 125^\circ C;$ unless otherwise spec	cified. Note 1. See Figures 4 and 5.)

Characteristic	Test Conditions	Min	Тур	Мах	Unit
I <sub>CC</sub> Quiescent Current Recessive State	TxD = V <sub>CC</sub> , Note 2.	-	2.0	4.0	mA
I <sub>CC</sub> Quiescent Current Dominant State	TxD = 0 V, Note 2.	-	2.0	4.0	mA
I <sub>S</sub> Quiescent Current Recessive State	$TxD = V_{CC}$	-	1.0	2.0	mA
I <sub>S</sub> Quiescent Current Dominant State	TxD = 0 V	-	6.0	8.0	mA
Quiescent Current Sleep Mode	$V_{S} \le 12$ V. Note 3.	-	35	50	μA
RxD High Level Output Voltage	I <sub>RxD</sub> = -400 μA	$0.8 \times V_{CC}$	-	V <sub>CC</sub>	V
RxD Low Level Output Voltage	I <sub>RxD</sub> = 400 μA	0	-	$0.2 \times V_{CC}$	V
Receiver Threshold Voltage, recessive to dominant edge	-	$0.4 \times V_S$	$0.46 \times V_S$	-	V
Receiver Threshold Voltage, dominant to recessive edge	-	-	$0.54 \times V_S$	$0.6 \times V_S$	V
Receiver Hysteresis	_	-	$0.08 \times V_S$	-	V
TxD High Level Threshold Voltage	-	-	$\begin{array}{c} 0.5 \times V_{CC} \\ +0.4 \ V \end{array}$	$0.7 \times V_{CC}$	V
TxD Low Level Threshold Voltage	-	$0.3 \times V_{CC}$	$\begin{array}{c} 0.5 \times V_{CC} \\ -0.4 \ V \end{array}$	-	-
TxD Hysteresis	-	-	800	-	mV
TxD Pull Up Current	TxD = 0 V	-150	-100	-80	μΑ
Bus Recessive Output Voltage	$TxD = V_{CC}$	$0.8 \times V_S$	VS	-	V
Bus Dominant Output Voltage	TxD = 0 V	0	-	$0.2 \times V_S$	V
Bus Short Circuit Current	Bus = 13.5 V	40	70	110	mA
Bus Leakage Current	$V_{CC} = 0 V, V_S = 0 V, Bus = -12 V$ $V_{CC} = 0 V, V_S = 0 V, Bus = 20 V$	-750 -	-350 0	_ 5.0	μΑ
Bus Pull Up Resistance	-	20	30	47	kΩ
Bus Wake-up Threshold Voltage	-	$0.4 \times V_S$	-	$0.7 \times V_S$	V
EN High Level Threshold Voltage	-	-	$\begin{array}{c} 0.5 \times V_{CC} \\ +0.4 \ V \end{array}$	$0.7 \times V_{CC}$	V
EN Low Level Threshold Voltage	-	$0.3 \times V_{CC}$	$\begin{array}{c} 0.5 \times V_{CC} \\ -0.4 \ V \end{array}$	-	V
EN Pull Down Resistance	-	15	30	60	kΩ
INH High Level Drop Voltage, $\Delta$ INH = V <sub>S</sub> – INH	I <sub>INH</sub> = -0.15 mA	-	0.05	0.5	V
INH Leakage Current	Sleep Mode, INH = 0 V	-5.0	0	5.0	μΑ

Designed to meet these characteristics over the stated voltage and temperature ranges, though may not be 100% parametrically tested in production.
Sum of current into V<sub>CC</sub> and EN pins.
Sum of current into Bus and V<sub>S</sub> pins. V<sub>S</sub> = V<sub>BUS</sub> ≤ 12 V, I<sub>Q</sub> = I<sub>S</sub> + I<sub>BUS</sub>.

SWITCHING CHARACTERISTICS	(4.5 V $\leq$ V_{CC} $\leq$ 5.5 V, 6.0 V $\leq$ V_S $\leq$ 20 V, R_T = 1.0 k\Omega, EN = V_{CC},
$-40^{\circ}C \le T_J \le 125^{\circ}C$ ; unless otherwise sp	ecified. Note 4. See Figures 4 and 5.)

Characteristic	Test Conditions	Min	Тур	Мах	Unit
Bus Falling Edge Slew Rate	80% to 20%, $C_{Bus}$ = 3.3 nF, V <sub>CC</sub> = 5.0 V, V <sub>s</sub> = 13.5 V	-3.0	-2.0	-1.0	V/µs
Bus Rising Edge Slew Rate	20% to 80%, $C_{Bus}$ = 3.3 nF, $V_{CC}$ = 5.0 V, $V_s$ = 13.5 V	1.0	1.5	3.0	V/µs
Propagation Delay, TxD Low to RxD Low, t <sub>d(L)TR</sub> (Recessive to Dominant)	$C_{Bus}$ = 3.3 nF, $C_{RxD}$ = 20 pF, $V_{CC}$ = 5.0 V, $V_{S}$ = 13.5 V	2.0	5.0	10	μs
Propagation Delay, TxD High to RxD High, t <sub>d(H)TR</sub> (Dominant to Recessive)	$C_{Bus} = 3.3 \text{ nF}, C_{RxD} = 20 \text{ pF}, V_{CC} = 5.0 \text{ V}, V_{S} = 13.5 \text{ V}$	2.0	5.0	10	μs
Propagation Delay, TxD Low to Bus Low, t <sub>d(L)T</sub>	$C_{Bus} = 3.3 \text{ nF}, V_{CC} = 5.0 \text{ V}$	-	1.0	4.0	μs
Propagation Delay, TxD High to Bus High, t <sub>d(H)T</sub>	$C_{Bus} = 3.3 \text{ nF}, V_{CC} = 5.0 \text{ V}$	-	1.0	4.0	μs
Propagation Delay, Bus Dominant (Low) to RxD Low, t <sub>d(L)R</sub>	$C_{Bus}$ = 3.3 nF, $C_{RxD}$ = 20 pF, $V_{CC}$ = 5.0 V	-	1.0	4.0	μs
Propagation Delay, Bus Recessive (High) to RxD High, t <sub>d(H)R</sub>	$C_{Bus}$ = 3.3 nF, $C_{RxD}$ = 20 pF, $V_{CC}$ = 5.0 V	-	1.0	4.0	μs
Receiver Delay Symmetry	-	-2.0	-	2.0	μs
Transmitter Delay Symmetry	-	-2.0	-	2.0	μs
Wake–up Delay Time	-	30	70	110	μs

4. Designed to meet these characteristics over the stated voltage and temperature ranges, though may not be 100% parametrically tested in production.

### **PIN FUNCTION DESCRIPTION**

PACKAGE PIN #		
8 Lead SOIC	PIN SYMBOL	FUNCTION
1	RxD	Receive data output. Transmit data also loops back on this pin.
2	EN	Enable input. Internal 30 $\mbox{k}\Omega$ pull down resistor. Transceiver in normal mode when high.
3	V <sub>CC</sub>	5.0 V supply input.
4	TxD	Transmit data input. Internal pull up current source (100 $\mu$ A).
5	GND	Ground.
6	Bus	Bus Input/Output. Internal pull up resistor (30 k $\Omega)$ through a diode (protection when $V_S$ is low).
7	Vs	Battery supply input.
8	INH	Inhibit Output. For use with external regulator. Goes high with wakeup signal on Bus.











Figure 5. Switching Characteristics Timing Diagram

### PACKAGE DIMENSIONS

SO-8 **D SUFFIX** CASE 751-07 ISSUE V



NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE. 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	4.80	5.00	0.189	0.197
В	3.80	4.00	0.150	0.157
C	1.35	1.75	0.053	0.069
D	0.33	0.51	0.013	0.020
G	1.27	7 BSC	0.050 BSC	
н	0.10	0.25	0.004	0.010
J	0.19	0.25	0.007	0.010
K	0.40	1.27	0.016	0.050
Μ	0 °	8 °	0 °	8 °
Ν	0.25	0.50	0.010	0.020
S	5.80	6.20	0.228	0.244

**ON Semiconductor** and without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### PUBLICATION ORDERING INFORMATION

#### Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada

Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031 Phone: 81–3–5740–2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.