

## PNC28C256

# CMOS/SNOS EEPROM HIGH PERFORMANCE 32K×8 ELECTRICALLY ERASABLE PROM

The PNC28C256 is a high performance EEPROM fabricated with Plessey Semiconductors' proprietary CMOS/SNOS technology. This full-featured device follows the JEDEC-approved pinout and 5V-only operation standard for 32K×8 EEPROMs.

The PNC28C256 features single and multi-byte page write cycles. Internal latches allow a byte load cycle time as fast as the read cycle time. Writing of latched data into the non-volatile cells is self-timed, resulting in an effective write time of 160µs/byte. Other features include software data protection, DATA polling and toggle bit early end-of-write detection, as well as chip erase and chip program mode.

All devices are margin mode tested to a standard of 10 years data retention after 10<sup>5</sup> write cycles. Margin mode testing may be performed by the user to predict data retention.

#### **FEATURES**

- 70ns (PNC28C256-70), 90ns (PNC28C256-90) and 120ns (PNC28C256-12) Access Times
- Self-Timed Page Write
- Single 5V ± 10% Operation
- 160µs/Byte Effective Write Time
- 80mA Active Current
- 150μA Standby Current
- Hardware and Software Data Protection
- DATA Polling
- Toggle Bit
- 10 Year Retention at 10<sup>5</sup> Write Cycles
- 10ms Chip Erase and Chip Program
- Margin Mode
- JEDEC Standard Pinout and Operation

## **ABSOLUTE MAXIMUM RATINGS**

Voltage on typical input relative to VSS -0.6V to 7.0V Voltage on DQ $_{0-7}$  and  $\overline{W}$  -0.5V to  $(V_{CC} + 0.5V)$  Temperature under bias  $-55\,^{\circ}$ C to  $+125\,^{\circ}$ C Storage temperature  $-65\,^{\circ}$ C to  $+150\,^{\circ}$ C Power dissipation 1W DC output current (one output at a time, one second duration)

## Note

Stresses greater than those listed in the Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only; functional operation of the device at any other conditions than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum ratings conditions for extended periods may affect reliability.




Fig.1 Pin connections (not to scale) - top views




Fig.2 Logic block diagram

## DC OPERATING CONDITIONS

Parameter	Sumb at	Value			44	Oneditions
	Symbol	Min.	Тур.	Max.	Units	Conditions
Supply voltage	V <sub>CC</sub>	4.5	5.0	5.5	V	V <sub>CC</sub> to V <sub>SS</sub>
Input logic '1' voltage	VIH	2.0		V <sub>CC</sub> +0.5	V	All Inputs
Input logic '0' voltage	V <sub>IL</sub>	-0.5		0.8	V	All Inputs
Ambient operating teperature	TAMB	0		70	°C	

## DC ELECTRICAL CHARACTERISTICS

## Test conditions (unless otherwise stated):

 $T_{amb} = 0$ °C to +70°C,  $V_{CC} = +5V \pm 10$ %

	Vá	alue		Conditions				
Symbol	Min.	Max.	Units	Conditions				
1 <sub>CC</sub>		80	mA	t <sub>AVAX</sub> = 70ns	Ē=Ğ=V <sub>IL</sub>			
		70	mA	t <sub>AVAX</sub> = 90ns	$\widetilde{\mathbf{W}} = \mathbf{V}_{IH}$			
	İ	60	mA	t <sub>AVAX</sub> = 120ns	DQ <sub>0-7</sub> open			
I <sub>SB1</sub>		1.5	mA	E=V <sub>IH</sub>				
			į					
I <sub>SB2</sub>		150	$\mu$ A	Ē ≥ (V <sub>CC</sub> -0.2V)				
		İ	ł	V <sub>IN</sub> ≤ 0.2V				
		ļ		or ≥(V <sub>CC</sub> -0.2V)				
IILK		±5	μΑ	$V_{IN} = 0V$ to $V_{CC}$				
lolk		± 10	μΑ	$\bar{E} = V_{IH}$ , $V_{IN} = 0V$ to $V_{CC}$				
V <sub>OH</sub>	2.4		V	I <sub>OH</sub> = -2mA				
		0.4	V	I <sub>OL</sub> = 4mA				
1	3.2	3.8	v					
VH	12	14	v					
	I <sub>SB1</sub> I <sub>SB2</sub> I <sub>ILK</sub> I <sub>OLK</sub> V <sub>OH</sub> V <sub>OL</sub> V <sub>WI</sub>	Symbol  I <sub>CC</sub> I <sub>SB1</sub> I <sub>SB2</sub> I <sub>ILK</sub> I <sub>OLK</sub> V <sub>OH</sub> V <sub>OL</sub> V <sub>WI</sub> 3.2	Min.   Max.   80   70   60   1.5   1.5     150     1	Nax.   Symbol   Min.   Max.   Whits	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			

## MODE SELECTION (See notes 1 and 2)

Mode	Ē	G	w	DQ <sub>0-7</sub>	Power
Standby	н	х	Х	High Z	Standby
Read	L	L	Н	D <sub>OUT</sub>	Active
Byte or page write	L	Н	L	D <sub>IN</sub>	Active
Write inhibit	Х	X	Н	High Z or D <sub>OUT</sub>	Active
Write inhibit	Х	L	X	High Z or D <sub>OUT</sub>	Active
Chip erase	L	∨ <sub>H</sub>	L	D <sub>IN</sub> = V <sub>IL</sub>	Active
Chip program	L	V <sub>H</sub>	Ļ	D <sub>IN</sub> = V <sub>IH</sub>	Active

## NOTES

- 1. H=high TTL level; L=low TTL level; X=H or L
- 2. For information on Margin Mode, contact Plessey Semiconductors

## TYPICAL POWER-UP TIMING (See notes 3 and 4)

Symbol	Parameter	Тур.	Units
t <sub>PUR</sub>	Power-up to read operation	100	μs
t <sub>PUW</sub>	Power-up to write operation	5	ms

#### NOTES

- 3.  $T_A = 25$ °C and  $V_{CC} = 5.0$ V
- These parameters are periodically characterised but not 100% tested

## CAPACITANCE T<sub>amb</sub> = 25°C, f = 1.0MHz (See note 4)

Parameter	Symbol	Мах.	Units	Conditions
Input capacitance	C <sub>IN</sub>	6	pF	$\Delta V = 0$ to 3V
Output capacitance		12	pF	$\Delta V = 0$ to 3V

## **AC TEST CONDITIONS**

Input pulse levels	0V to 3V
Input rise and fall times	0V to 3V ≤5ns
Input and output timing reference levels	1.5V
Output load	See Fig.3
	1




Fig.3 AC Output loading

## **AC CHARACTERISTICS**

Test conditions (unless otherwise stated):  $T_{amb} = 0$  °C to +70 °C,  $V_{CC} = +5V \pm 10$ %.

## **READ CYCLE** (See note 8)

Syr	nbol		PNC28C256-70 PN		PNC28C	PNC28C256-90		PNC28C256-12		
Standard	Alternative	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	ns ns ns ns ns ns ns ns	Notes
tavax	t <sub>BC</sub>	Read cycle time	70		90		120		ns	1
t <sub>ELQV</sub>	tCE	Chip enable access time		70		90		120	ns	
tavov	tAA	Address access time		70	1	90		120	กร	l
tGLQV	toE	Output enable access time		35	1	40	]	50	ns	i
tELQX	t <sub>LZ</sub>	E low to active output	0		0		0		ns	5
tGLQX	tOLZ	G low to active output	0		0		0		ns	
tEHQZ	t <sub>HZ</sub>	Ē high to high-Z output		35	1	40		50	ns	6
tGHQZ	t <sub>OHZ</sub>	G high to high-Z output		35	1	40		50	ns	6
tAXQX	t <sub>OH</sub>	Address invalid to data out invalid	0		0		0		ns	
twhave	J SH	DATA polling access time		70		90		120	ns	7

## NOTES

- 5.  $\overline{G}$  is low before  $\overline{E}$  goes low
- 6. Measured ± 200mV from steady state output voltage. Load capacitance is 5pF
- 7. Refer to Fig.10
- 8.  $\overline{E},\overline{G}$  and  $\overline{W}$  must make the transition between  $V_{IH}(min)$  to  $V_{IL}(max)$ , or  $V_{IL}(max)$  to  $V_{IH}(min)$  in a monotonic fashion




Fig.4 READ cycle timing diagram (see notes 5, 6 and 8)

## BYTE/PAGE WRITE CYCLE 1: W CONTROLLED (See note 8)

Symbol			PNC280	PNC28C256-70 PNC28C256-90		PNC28C256-12		<u> </u>		
Standard	Alternative	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Units	Notes
twww.b	twc	Write cycle time		10		10	1	10	ms	
twvwlp	tBLC	Byte load cycle time	70		90		120		ns	10
-44 4 44 61	-BEC	_,,		200		200		200	μs	10
tavwl	t <sub>AS</sub>	Address set-up time	0		0		0		ns	
twlax	tAH	Address hold time	35		45		60		ns	
tGHWL	tOES	G high to W low time	10		10		10		ns	
twhGL	t <sub>OEH</sub>	G high hold time from W high	10		10	:	10	ļ !	ns	Ī
twLwH	t <sub>WP</sub>	Write pulse duration	45		60		80		ns	9,12
tGLWL	•••	G low write inhibit setup time	10		10		10	1	ns	
tovwh	t <sub>DS</sub>	Data set-up time	45		45	ĺ	45		ns	
twhox	t <sub>DH</sub>	Data hold time	0		0		0	1	ns	l
tELWL	t <sub>CS</sub>	E set-up time to W low	0	1	0		0		ns	
twhen	t <sub>CH</sub>	E hold time from W high	0		0		0		ns	
twhwL	twpH	W high to W low time	25		30		40		ns	10,12
twhwlt	]	W high timeout	100		100		100		μs	11

## NOTES

- 9.  $\overline{W}$  and  $\overline{E}$  are noise protected. A write pulse of less than 7ns (typical) will not activate a write cycle
- 10. Refer to Fig. 7
- 11. This is the minimum time the internal timer waits before initiating the erase/program portion of the write cycle
- 12. During a page write cycle, the maximum pulse duration allowed is  $100\mu s$




Fig.5 Byte write cycle 1:  $\overline{W}$  controlled timing diagram (see notes 8 and 9)

## BYTE/PAGE WRITE CYCLE 2: E CONTROLLED (See note 8)

Symbol		_	PNC280	PNC28C256-70 PNC28C256-90		PNC28C256-12				
Standard	Alternative	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Units	Notes
t <sub>ELELB</sub>	twc	Write cycle time	10		10		10		ns	
tELELP	tBLC	Byte load cycle time	70		90		120		ns	13
			1	200		200		200	μs	13
tAVEL	t <sub>AS</sub>	Address set-up time	0		0		0		ns	
tELAX	t <sub>AH</sub>	Address hold time	35		45		60		ns	1
tGHEL	t <sub>OES</sub>	G high to E low time	10		10		10		ns	1
tEHGL	tOEH	G high hold time from E high	10		10	i	10		ns	
tELEH	t <sub>WP</sub>	Write pulse duration	45		60		80	İ	ns	9,12
tGLEL	""	G low write inhibit setup time	10		10		10		ns	1
toven	t <sub>DS</sub>	Data set-up time	45	į	45	1	45		ns	1
tEHDX	t <sub>DH</sub>	Data hold time	0		0	1	0		ns	
twiel	t <sub>CS</sub>	W set-up time to E low	0		0		0	ļ	ns	
tEHWH	t <sub>CH</sub>	W hold time from E high	0		0		0		ns	
tEHEL	twen	Ē high to Ē low time	25		30		40		ns	12,13
tEHELT	1	E high timeout	100		100		100		μs	11

NOTE

13. Refer to Fig. 8




Fig.6 Byte write cycle 2: E controlled timing diagram (see notes 8 and 9)




Fig.7 Page write cycle 1: W controlled timing diagram (see notes 8 and 9)




Fig.8 Page write cycle 2: E controlled timing diagram (see notes 8 and 9)

## CHIP ERASE/PROGRAM CYCLE (See note 14)

Symbol	Parameter	PNC28C256-70		PNC28C256-90		PNC28C256-12		Units	Notes
Symbol	raiametei	Min.	Max.	Min.	Max.	Min.	Мах.		
tBELGH tBGHDX tBWLWH tBWHGL tBDVGH tBGHWL	Chip enable set-up to $\overline{G}$ at $V_H$ Data hold after $\overline{G}$ at $V_H$ $\overline{W}$ pulse width $\overline{W}$ recovery Data set-up to $\overline{G}$ at $V_H$ $\overline{G}$ at $V_H$ to $\overline{W}$ low	0 100 10 20 0 5		0 100 10 20 0 5		0 100 10 20 0 5		ns µs ms µs ns µs	14

## NOTE

14. When DQ<sub>0-7</sub> are high, all memory cells are written to a '1' state; when DQ<sub>0-7</sub> are low, all memory cells are written to a '0' state.




Fig.9 Chip erase/program cycle timing diagram (see note 14)




Fig.10 DATA polling cycle timing diagram

#### **DEVICE OPERATION**

#### READ

The read operation is identical to a static RAM. When  $\overline{E}$  and  $\overline{G}$  are LOW and  $\overline{W}$  is HIGH, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are in a high impedance state whenever  $\overline{E}$  or  $\overline{G}$  is HIGH.

#### **BYTE and PAGE WRITE**

A low pulse on  $\overline{W}$  ( $\overline{E}$  LOW), or  $\overline{E}$  ( $\overline{W}$  LOW), while G is HIGH initiates a write cycle. The address is latched on the falling edge of  $\overline{W}$  or  $\overline{E}$ , whichever occurs last. The data is latched on the rising edge of  $\overline{W}$  or  $\overline{E}$ , whichever occurs first. At that same transition, an internal timer is started. This timer restarts upon any  $\overline{W}$  or  $\overline{E}$  transition occurring before the end of the time-out period. If no additional write cycles are detected and the internal timer reaches the end of the time-out period, then the erase/program portion of the write cycle begins. After this time further write attempts are ignored.

There are 64 bytes in one page. The address of the pages are specified with pins  $A_{6-14}$ . These addresses are latched at the beginning of the page cycle in order to prevent inadvertent page changes. The remaining addresses ( $A_{0-5}$ ) are used to specify bytes within each page.

#### **Hardware Protection**

The PNC28C256 offers three hardware protection features:

- V<sub>CC</sub> sense writing is inhibited below a specified V<sub>CC</sub> power supply level V<sub>WI</sub>
- 2. Noise filter when the W or E pulse is shorter than 7ns, the write cycle is successfully

inhibits writing.

7ns, the write cycle is successfully aborted, and the data remains unchanged
Write inhibit- Holding G low, E high or W high

## Software Protection

3.

Software protection is enabled by performing a 3-byte write operation to specific addresses with specific data. After protection is enabled, the same three write commands must begin each write cycle in order for writing to occur. These commands must obey the page write timing specifications. Once enabled, the software protection feature remains active until a specific 6-byte write operation is performed to disable protection. Power transitions will not disable protection. The software protection circuitry is immune to power disruptions. To enable software protection, the following page load sequence must be executed (data format  $DQ_{0-7}$ ; address format  $A_{0-14}$ ):

- 1. Load data AA(hex) to address 5555(hex)
- 2. Load data 55(hex) to address 2AAA(hex)
- 3. Load data A0(hex) to address 5555(hex)
- 4. Load data XX(hex) to any Y-address (optional)

The software data protection state is entered at the end of the write period. To disable software protection mode:

- 1. Load data AA(hex) to address 5555(hex)
- 2. Load data 55(hex) to address 2AAA(hex)
- 3. Load data 80(hex) to address 5555(hex)
- 4. Load data AA(hex) to address 5555(hex)
- 5. Load data 55(hex) to address 2AAA(hex)6. Load data 20(hex) to address 5555(hex)
- 7. Load data XX(hex) to any Y-address (optional)

The software data protection state is exited at the end of the write period. Note that the software protection enable and disable sequences constitute an illegal page write in that the page address is changed within a page write operation. When the PNC28C256 detects one of these sequences, all load commands that are parts of the code sequences, ill load commands that are parts of the code information will be ignored and the page address (X-address) following the last code instruction will be latched. A valid page cycle begins at this point.

#### **DATA** Polling

A write cycle may complete in less time than the specified maximum write time. DATA polling may be used to detect early end-of-write. The total time spent writing the array may thereby be minimised. During a byte or page write cycle, attempting to read the last byte written will result in the complement of the written data on DQ7. Once the write cycle has been completed, true data is valid on all outputs and the next cycle may begin. DATA polling may begin at any time during the write cycle. If the PNC28C256 is in the software protected state and an illegal write operation is attempted, DATA polling will not show complemented data, indicating a write cycle is NOT in progress.

## Toggle Bit (DQ<sub>6</sub>)


The PNC28C256 provides an additional method for determining when the internal write (erase/program) cycle is complete. During the internal write cycle, DQ<sub>6</sub> will toggle from one to a logic zero, and then from a logic zero to a logic one on subsequent attempts to read the device. When the internal cycle is complete the toggling will cease and the device will be accessible for additional read or write operations. If the PNC28C256 is in the software protected state and an illegal write operation is attempted, toggle bit DQ<sub>6</sub> will not toggle, indicating a write cycle is NOT in progress.


#### **CHIP ERASE and CHIP PROGRAM**

The entire memory may be set to a LOW state by the use of the chip erase operation. By setting  $\overline{E}$  LOW,  $DQ_{0-7}$  LOW, and  $\overline{G}$  to the supervoltage  $V_H$ , the chip is erased (all cells written LOW) when a 10ms low pulse is applied to the  $\overline{W}$  pin. If  $DQ_{0-7}$  are set HIGH, all cells are programmed (written HIGH).

#### **PACKAGE DETAILS**

Dimensions are shown thus: mm (in). For further package information please contact your local Customer Service Centre.





#### ORDERING INFORMATION

PNC28C256-70 DC (Commercial - Sidebrazed Ceramic DIL package) PNC28C256-90 DC (Commercial - Sidebrazed Ceramic DIL package) PNC28C256-12 DC (Commercial - Sidebrazed Ceramic DIL package)

PNC28C256-70 LC (Commercial - Ceramic LCC package) PNC28C256-90 LC (Commercial - Ceramic LCC package) PNC28C256-12 LC (Commercial - Ceramic LCC package)



## **HEADQUARTERS OPERATIONS**

PLESSEY SEMICONDUCTORS LTD.,

Cheney Manor, Swindon, Wiltshire SN2 2QW, United Kingdom. Tel: (0793) 518000 Tx: 449637. Fax: (0793) 518411

PLESSEY SEMICONDUCTORS,

Sequoia Research Park 1500 Green Hills Rd, Scotts Valley, California 95066, United States of America. Tel: (408) 438 2900 ITT Telex 4940840

Fax: (408) 438 5576

#### **CUSTOMER SERVICE CENTRES**

BENELUX Brussels Tel: 02 733 9730 Tx: 22100 Fax: 02 736 3547
 FRANCE Les Ulis Cedex Tel: (6) 446-23-45 Tx: 602858 Fax: (6) 446-06-07
 GERMANY (FDR) Munich Tel: (089) 3609 06-0 Tx: 523980 Fax: (089) 3609 06-55
 ITALY Milan Tel: (2) 390044/5 Tx: 331347 Fax: (2) 316904
 NORTH AMERICA
 Scotta Vellou USA Tal (400) 488 2000 TT Tx: 40400 48 Fax: (400) 488 2000 TT Tx: (400) TT Tx: (400) TT Tx: (400) TT Tx: (400) TT Tx: (400) TT Tx: (400) TT Tx: (400) TT Tx: (400) TT Tx: (400) TT Tx:

Scotts Valley, USA Tel (408) 438 2900 ITT Tx: 4940840 Fax: (408) 438 7023

• SOUTH EAST ASIA Hong Kong Tel: 58332111 Tx: 74754 Fax: 58339090

• UNITED KINGDOM Swindon Tel: (0793) 726666 Tx: 444410 Fax: (0793) 518510

These are supported by Agents and Distributors in major countries world-wide.

©Plessey Semiconductors Limited 1990 Publication No.PS2386 March 1990

This publication is issued to provide outline information only which (unless agreed by the Company in writing) may not be used, applied or reproduced for any purpose or form part of any order or contract or be regarded as a representation relating to the products or services concerned. The Company reserves the right to alter without notice the specification, design, price or conditions of supply of any product or service. Plessey Semiconductors Limited is a Licensed user of the name PLESSEY and the Plessey symbol.

10

017243 \ OCT 2 9 1990