




# 512Kx8 SRAM MODULE

FIG. 1


### PIN CONFIGURATION TOP VIEW



### PIN DESCRIPTION

A0-18	Address Inputs
I/O0-7	Data Input/Output
CS	Chip Select
OE	Output Enable
WE	Write Enable
Vcc	+5.0V Power
Vss	Ground

### BLOCK DIAGRAM



### FEATURES

- Access Times 55 to 120nS
- Standard Microcircuit Drawing, 5962-92078
- MIL-STD-883 Compliant Devices Available
- JEDEC Standard 32 pin, Hermetic Ceramic DIP (Package 302)
- Military Temperature Range (-55°C to +125°C)
- Organized as 512K x 8
- 5 Volt Power Supply
- Low Power CMOS
- TTL Compatible Inputs and Outputs
- Battery Back-Up Operation



### ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Min	Max	Unit
Operating Temperature	T <sub>A</sub>	-55	+125	°C
Storage Temperature	T <sub>STG</sub>	-65	+150	°C
Signal Voltage Relative to GND	V <sub>G</sub>	-0.5	V <sub>CC</sub> +0.5	V
Junction Temperature	T <sub>J</sub>		150	°C
Supply Voltage	V <sub>CC</sub>	-0.5	7.0	V

### RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.5	V
Input High Voltage	V <sub>IH</sub>	2.2	V <sub>CC</sub> + 0.3	V
Input Low Voltage	V <sub>IL</sub>	-0.5	+0.8	V
Operating Temp. (Mil.)	T <sub>A</sub>	-55	+125	°C

### TRUTH TABLE

$\overline{CS}$	$\overline{OE}$	$\overline{WE}$	Mode	Data I/O	Power
H	X	X	Standby	High Z	Standby
L	L	H	Read	Data Out	Active
L	X	L	Write	Data In	Active
L	H	H	Out Disable	High Z	Active

### CAPACITANCE

(T<sub>A</sub> = +25°C)

Parameter	Symbol	Condition	Max	Unit
Input capacitance	C <sub>IN</sub>	V <sub>IN</sub> = 0V, f = 1.0MHz	40	pF
Output capacitance	C <sub>OUT</sub>	V <sub>OUT</sub> = 0V, f = 1.0MHz	40	pF

This parameter is guaranteed by design but not tested.

### DC CHARACTERISTICS

(V<sub>CC</sub> = 5.0V, V<sub>SS</sub> = 0V, T<sub>A</sub> = -55°C to +125°C)

Parameter	Sym	Conditions	-55		-70		-85		-100		-120		Units
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Input Leakage Current	I <sub>LI</sub>	V <sub>CC</sub> = 5.5, V <sub>IN</sub> = GND to V <sub>CC</sub>		10		10		10		10		10	μA
Output Leakage Current	I <sub>LO</sub>	$\overline{CS}$ = V <sub>IH</sub> , $\overline{OE}$ = V <sub>IH</sub> , V <sub>OUT</sub> = GND to V <sub>CC</sub>		10		10		10		10		10	μA
Operating Supply Current	I <sub>CC</sub>	$\overline{CS}$ = V <sub>IL</sub> , $\overline{OE}$ = V <sub>IH</sub> , f = 5MHz, V <sub>CC</sub> = 5.5		130		100		80		70		70	mA
Standby Current	I <sub>SB</sub>	$\overline{CS}$ = V <sub>IH</sub> , $\overline{OE}$ = V <sub>IH</sub> , f = 5MHz		50		5		4		2.5		2.5	mA
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 2.1mA, V <sub>CC</sub> = 4.5		0.4		0.4		0.4		0.4		0.4	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -1.0mA, V <sub>CC</sub> = 4.5	2.4		2.4		2.4		2.4		2.4		V


NOTE: DC test conditions: V<sub>IH</sub> = V<sub>CC</sub> - 0.3V, V<sub>IL</sub> = 0.3V

### DATA RETENTION CHARACTERISTICS

(T<sub>A</sub> = -55°C to +125°C)

Parameter	Symbol	Conditions	-55			-70			-85			-100			-120			Units
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Data Retention Supply Voltage	V <sub>DR</sub>	$\overline{CS} \geq V_{CC} - 0.2V$	2.0		5.5	2.0		5.5	2.0		5.5	2.0		5.5	2.0		5.5	V
Data Retention Current	I <sub>CCDR1</sub>	V <sub>CC</sub> = 3V		30	3200		30	3000		10	1600		10	1100		10	1100	μA
	I <sub>CCDR2</sub>	V <sub>CC</sub> = 2V		20	2100		20	2000		8	1200		8	800		8	800	μA

**FIG. 2**  
**AC TEST CIRCUIT**



### AC TEST CONDITIONS

Parameter	Typ	Unit
Input Pulse Levels	V <sub>IL</sub> = 0, V <sub>IH</sub> = 3.0	V
Input Rise and Fall	5	nS
Input and Output Reference Level	1.5	V
Output Timing Reference Level	1.5	V

#### NOTES:

- V<sub>2</sub> is programmable from -2V to +7V.
- I<sub>OL</sub> & I<sub>OH</sub> programmable from 0 to 16mA.
- Tester Impedance Z<sub>0</sub> = 75 Ω.
- V<sub>2</sub> is typically the midpoint of V<sub>OH</sub> and V<sub>OL</sub>.
- I<sub>OL</sub> & I<sub>OH</sub> are adjusted to simulate a typical resistive load circuit.
- ATE tester includes jig capacitance.



AC CHARACTERISTICS

(Vcc = 5.0V, Vss = 0V, TA = -55°C to +125°C)

Parameter	Symbol	-55		-70		-85		-100		-120		Units
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle Time	tRC	55		70		85		100		120		nS
Address Access Time	tAA		55		70		85		100		120	nS
Output Hold from Address Change	tOH	5		5		15		15		15		nS
Chip Select Access Time	tACS		55		70		85		100		120	nS
Output Enable to Output Valid	tOE		40		50		55		60		60	nS
Chip Select to Output in Low Z	tOLZ <sup>1</sup>	5		5		10		10		10		nS
Output Enable to Output in Low Z	tOLZ <sup>1</sup>	5		5		5		5		5		nS
Chip Disable to Output in High Z	tCHZ <sup>1</sup>		35		40		45		50		50	nS
Output Disable to Output in High Z	tOHZ <sup>1</sup>		30		40		45		50		50	nS

1. This parameter is guaranteed by design but not tested.

AC CHARACTERISTICS


(Vcc = 5.0V, Vss = 0V, TA = -55°C to +125°C)

Parameter	Symbol	-55		-70		-85		-100		-120		Units
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle Time	tWC	55		70		85		100		120		nS
Chip Select to End of Write	tCW	45		65		80		90		110		nS
Address Valid to End of Write	tAW	50		50		75		75		85		nS
Data Valid to End of Write	tDW	30		40		45		50		50		nS
Write Pulse Width	tWP	40		40		65		70		80		nS
Address Setup Time	tAS	0		0		0		0		0		nS
Address Hold Time	tAH	0		0		0		0		0		nS
Output Active from End of Write	tOW <sup>1</sup>	5		10		10		10		10		nS
Write Enable to Output in High Z	tWHZ <sup>1</sup>		30		40		45		50		50	nS
Data Hold Time	tDH	0		0		0		0		0		nS

1. This parameter is guaranteed by design but not tested.




FIG. 3  
TIMING WAVEFORM - READ CYCLE



4


SRAM MODULES

FIG. 4  
WRITE CYCLE -  $\overline{WE}$  CONTROLLED



WRITE CYCLE 1,  $\overline{WE}$  CONTROLLED ( $\overline{OE} = V_{IH}$ )

FIG. 5  
WRITE CYCLE -  $\overline{CS}$  CONTROLLED



WRITE CYCLE 2,  $\overline{CS}$  CONTROLLED ( $\overline{OE} = V_{IH}$ )



ORDERING INFORMATION

W S 512K 8 - XXX C X

DEVICE GRADE:

- Q = MIL-STD-883 Compliant
- M = Military Screened -55°C to +125°C
- I = Industrial -40°C to +85°C
- C = Commercial 0°C to =70°C

PACKAGE:

- C = Ceramic .600" DIP (Package 302)

ACCESS TIME In nS

ORGANIZATION, 512K x 8

SRAM

WHITE MICROELECTRONICS

Device Type	Speed	Package	SMD Number
512K x 8 SRAM	120nS	32 pin DIP	5962-92078 01HXX
512K x 8 SRAM	100nS	32 pin DIP	5962-92078 02HXX
512K x 8 SRAM	85nS	32 pin DIP	5962-92078 03HXX
512K x 8 SRAM	70nS	32 pin DIP	5962-92078 04HXX
512K x 8 SRAM	55nS	32 pin DIP	5962-92078 05HXX

1563698 0000610 T04