



# 4-Wide "OR-AND/OR-AND-INVERT" Gate

**ELECTRICALLY TESTED PER:  
5962-8773001**

The 10H521 is a basic logic building block providing the simultaneous OR-AND/OR-AND-INVERT function, used in data control and digital multiplexing applications.

This MECL 10H part is a functional/pinout duplication of the standard MECL 10K family part, with 100% improvement in propagation delay, and no increases in power-supply current.

- Propagation Delay, 1.0 ns Typical
- 40 mW Max/Pkg (No Load)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

### PIN ASSIGNMENTS

FUNCTION	DIL	FLATS	LCC	BURN-IN (CONDITION C)
VCC1	1	5	2	GND
A <sub>OUT</sub>	2	6	3	51 Ω to V <sub>TT</sub>
$\overline{A}_{OUT}$	3	7	4	GND
A <sub>1IN</sub>	4	8	5	OPEN
A <sub>1IN</sub>	5	9	7	OPEN
A <sub>1IN</sub>	6	10	8	OPEN
A <sub>2IN</sub>	7	11	9	OPEN
V <sub>EE</sub>	8	12	10	V <sub>EE</sub>
A <sub>2IN</sub>	9	13	12	OPEN
A <sub>2IN</sub> , A <sub>3IN</sub>	10	14	13	GND
A <sub>3IN</sub>	11	15	14	OPEN
A <sub>3IN</sub>	12	16	15	OPEN
A <sub>4IN</sub>	13	1	17	OPEN
A <sub>4IN</sub>	14	2	18	OPEN
A <sub>4IN</sub>	15	3	19	GND
VCC2	16	4	20	GND

### BURN - IN CONDITIONS:

V<sub>TT</sub> = - 2.0 V MAX / - 2.2 V MIN

V<sub>EE</sub> = - 5.7 V MAX / - 5.2 V MIN

**Military 10H521**




### AVAILABLE AS


- 1) JAN: N/A
  - 2) SMD: 5962-8773001
  - 3) 883: 10H521/BXAJC
- X = CASE OUTLINE AS FOLLOWS:


PACKAGE: CERDIP: E  
CERFLAT: F  
LCC: 2

The letter "M" appears before the slash on LCC.




### LOGIC DIAGRAM





**NOTES**

1. All input and output cables to the scope are equal length of 50 Ω coaxial cable. Wire length should be < 1/4 inch from TP<sub>IN</sub> to input pin and TP<sub>OUT</sub> to output pin.
2. Outputs not under test are connected to a 100 Ω resistor to ground.
3.  $t_r = t_f = 1.0 \text{ ns} \pm 0.1 \text{ ns}$ .
4.  $P_{WV} \geq 20 \text{ ns}$ .
5.  $P_{RF} = 1.00 \text{ MHz}$ .
6. 2:1 divider may be used.
7.  $L_1 = L_2$  Matched for equal time delay.



**Figure 1. Switching Test Circuit and Waveforms**

# 10H521 QUIESCENT LIMIT TABLE \*

**\* ELECTRICAL CHARACTERISTICS**

Each MECL 10 H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 100 Ω resistor to -2.0 volts.

Test Temperature	Test Voltage Values (Volts)									
	V <sub>IH1</sub>	V <sub>IL1</sub>	V <sub>IH2</sub>	V <sub>IL2</sub>	PS <sub>1</sub>	PS <sub>2</sub>	VEE1	VEE2	VEE1	VEE2
TA = 25 °C	-0.78	-1.95	-1.13	-1.480	+1.11	+0.31	-2.94	-5.46	-5.46	-4.94
TA = 125 °C	-0.65	-1.95	-0.96	-1.465	+1.24	+0.36	-2.94	-5.46	-5.46	-4.94
TA = -55 °C	-0.84	-1.95	-1.16	-1.510	+1.01	+0.28	-2.94	-5.46	-5.46	-4.94

Symbol	Parameter	Limits						Units	TEST VOLTAGE APPLIED TO PINS BELOW									
		+ 25 °C		+ 125 °C		- 55 °C			Pinouts referenced are for DIL package, check Pin Assignments V <sub>CC</sub> = 0 V, Output Load = 100 Ω to - 2.0 V									
Functional Parameters:		Subgroup 1		Subgroup 2		Subgroup 3												
		Min	Max	Min	Max	Min	Max			V <sub>IH1</sub>	V <sub>IL1</sub>	V <sub>IH2</sub>	V <sub>IL2</sub>	VEE1	VEE2	V <sub>CC</sub>	P. U. T.	
V <sub>OH</sub>	High Output Voltage	-1.01	-0.78	-0.86	-0.65	-1.06	-0.84	V	4-7 9-15	4-7 9-15			8			1, 16	2, 3	
V <sub>OL</sub>	Low Output Voltage	-1.95	-1.58	-1.95	-1.565	-1.95	-1.61	V	4-7 9-15	4-7 9-15			8			1, 16	2, 3	
V <sub>OH1</sub>	High Output Voltage	-1.01	-0.78	-0.86	-0.65	-1.06	-0.84	V	4, 7 11, 13	4, 7 11, 13	4-7 9-15	4-7 9-15	8	8	8	1, 16	2, 3	
V <sub>OL1</sub>	Low Output Voltage	-1.95	-1.58	-1.95	-1.565	-1.95	-1.61	V	4, 7 11, 13	4, 7 11, 13	4-7 9-15	4-7 9-15	8	8	8	1, 16	2, 3	
I <sub>EE</sub>	Power Supply Current	-26		-29		-29		mA						8		1, 16	8	
I <sub>IH</sub>	Input Current High		295		500		500	μA	4-7, 9 11-15				8		1, 16	4-7, 9 11-15		
I <sub>IH1</sub>	Input Current High		360		610		610	μA	10				8		1, 16	10		
I <sub>IL</sub>	Input Current Low	0.5		0.3		0.5		μA	4-7 9-15						1, 16	4-7, 9-15		

# 10H521 QUIESCENT LIMIT TABLE\*

## \* ELECTRICAL CHARACTERISTICS

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 100 Ω resistor to -2.0 volts.

Test Temperature	Test Voltage Values (Volts)									
	V <sub>IH1</sub>	V <sub>IL1</sub>	V <sub>IH2</sub>	V <sub>IL2</sub>	PS1	PS2	VEEL	VEE1	VEE2	VEE2
T <sub>A</sub> = 25 °C	-0.78	-1.95	-1.13	-1.480	+1.11	+0.31	-2.94	-5.46	-4.94	-4.94
T <sub>A</sub> = 125 °C	-0.65	-1.95	-0.96	-1.465	+1.24	+0.36	-2.94	-5.46	-4.94	-4.94
T <sub>A</sub> = -55 °C	-0.84	-1.95	-1.16	-1.510	+1.01	+0.28	-2.94	-5.46	-4.94	-4.94

Symbol	Parameter	Limits						Units	TEST VOLTAGE APPLIED TO PINS BELOW					
		+ 25 °C		+ 125 °C		- 55 °C			Pinouts referenced are for DIL package, check Pin Assignments VCC = 2.0 V, Output Load = 100 Ω to GND					
		Subgroup 9	Subgroup 10	Subgroup 9	Subgroup 10	Subgroup 11	Subgroup 11							
t <sub>RLH</sub>	Rise Time	0.5	1.8	0.5	2.1	0.5	1.7	ns	V <sub>IH</sub>	V <sub>OH</sub>	V <sub>CC</sub>	V <sub>VEEL</sub>	PS1	P <sub>U,T</sub>
t <sub>FHL</sub>	Fall Time	0.5	1.8	0.5	2.1	0.5	1.7	ns	V <sub>IH</sub>	V <sub>OH</sub>	V <sub>CC</sub>	V <sub>VEEL</sub>	PS1	P <sub>U,T</sub>
t <sub>pD</sub>	Propagation Delay (Pin 10)	0.45	1.8	0.55	2.4	0.45	1.8	ns	V <sub>IH</sub>	V <sub>OH</sub>	V <sub>CC</sub>	V <sub>VEEL</sub>	PS1	P <sub>U,T</sub>
t <sub>pD</sub>	Propagation Delay (Exclude Pin 10)	0.6	2.0	0.7	2.6	0.55	2.0	ns	V <sub>IH</sub>	V <sub>OH</sub>	V <sub>CC</sub>	V <sub>VEEL</sub>	PS1	P <sub>U,T</sub>