	REVISIONS		
LTR	DESCRIPTION	DATE	APPROVED
А	Change drawing CAGE number to 67268 and add a vendor CAGE no. 66958. Editorial changes throughout.	6 NOV 87	RREvous

CURRENT CAGE CODE 67268

REV	1 1 1	1.	.11	i									l		Ц.		<u>. </u>		<u> </u>				L			-	_
PAGE		Т																	L					Щ			
REV STATUS	REV	Α	Α	Α		Α	Α	Α	Α	Α									Α	Α	Α	Α	Α				
OF PAGES	PAGES	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22				
Defense Elec Supply Cente	r		PRI	- ' ,	RE	1	Đ)		· 6!	્ય	1 \					his	dra epar	win	g is	ava	ailal	ole '	for	use	by		
Dayton, Ohio			SH	EC)	KED		Y	_ !	S	_							of I										
Original date of drawing:			47			\neg	8	7	1	-·				٦	ΓIT	LE:		·CH/	ANNI		SÍI	LIC	ON	GAT	Ε,	SEF	RIAL
16 July 19	186		SIZ	_		CO		49	33	T.	NO	•		D١	wg	N	O· ·	59	62	- 8	155	518	3				
AMSC N/A			RE	V	Α											1	PAG	E		1	C	F		22			
											Ā												-		Ę	962	2-E6

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

DESC FORM 193

- 1. SCOPE
- 1.1 Scope. This drawing describes device requirements for class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices".
 - 1.2 Part number. The complete part number shall be as shown in the following example:



1.2.1 $\underline{\text{Device types}}$. The device types shall identify the circuit function as follows:

Device type	Generic number	Frequency	Circuit
01	Z8030A	6.0 MHz	Serial communications controller
02	Z8030	4.0 MHz	Serial communications controller

1.2.2 $\underline{\text{Case outlines}}$. The case outlines shall be as designated in appendix C of MIL-M-38510, and as follows:

Outline letter Q D-5 (40-lead, 9/16" x 2"), dual-in-line package Y C-5 (44-terminal, .650" x .650"), square chip carrier package

1.3 Absolute maximum ratings.

V _{CC} supply voltage range (referenced to ground) Voltage on any pin (referenced to ground)	-0.3 V dc to +7.0 V dc -0.3 V dc to +7.0 V dc
Storage temperature range Maximum power dissipation:	-65°C to +150°C
At -55°C	2.0 W
Lead temperature (soldering, 10 seconds) Maximum junction temperature (T):	+270°C
Maximum junction temperature (T _J): _At T _C = +125 C	+161°C
Thermal resistance, junction-to-case (O _{JC}): Cases Q and Y	(See MIL-M-38510, appendix C)

1.4 Recommended operating conditions.

The state of the s	
Supply voltage	4.5 V dc minimum to 5.5 V dc maximum
Minimum high level input voltage (V_{TH})	2.2 V dc
Minimum high level input voltage (V_{IH}) Maximum low level input voltage (V_{IL})	0.8 V dc
Frequency of operation:	
Device type 01	0.5 MHz to 6.0 MHz
Device type 02	0.5 MHz to 4.0 MHz
Device type 02	-55°C to +125°C
Device type 01	15 ns maximum rise, 10 ns maximum fall 20 ns maximum

MILITARY DRAWING	SIZE		DWG NO).		
DEFENSE ELECTRONICS SUPPLY CENTER	A		59	62-85518		
DAYTON, OHIO		REV		PAGE	2	
DESC FORM 193A		<u> </u>				



2.1 <u>Government specification and standard</u>. Unless otherwise specified, the following specification and standard, of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510

Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883

Test Methods and Procedures for Microelectronics.

(Copies of the specification and standard required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

- 3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.
- 3.2 <u>Design</u>, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
 - 3.2.1 Terminal connections. The terminal connections shall be as specified on figure 1.
 - 3.2.2 Block diagram. The block diagram shall be as specified on figure 2.
 - 3.2.3 <u>Timing diagram</u>. The timing diagram shall be as specified on figure 3.
 - 3.2.4 Case outlines. The case outlines shall be in accordance with 1.2.2 herein.
- 3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified, the electrical performance characteristics are as specified in table I and apply over the full recommended case operating temperature range.
- 3.4 Marking. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the part number listed in 1.2 herein. In addition, the manufacturer's part number may also be marked as listed in 6.5 herein.

MILITARY DRAWING	SIZE A			DWG NO) 962-85518	-
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO		REV	A		PAGE	3

Test	Symbol	Conditions		Device	Lim	its	Unit
		$ -55^{\circ}C \le T_{C} \le +125^{\circ}C$ $ V_{CC} = 5.0^{\circ}V \pm 10\%$ unless otherwise specified	subgroups 	type 	Min	Max	T I
High input voltage	VIH	 	1, 2, 3	l ALL	2.2	$V_{CC}^{1/2}$	٧
Low input voltage	V _{IL}		1, 2, 3	ALL	1/ -0.3	+0.8	٧
Low output voltage	VOL	I _{OL} = 2.0 mA	1, 2, 3	ALL		+0.4	٧
High output voltage	VOH	I _{OH} = -250 μA	1, 2, 3	ALL	+2.4		٧
Power supply current	Icc		1, 2, 3	ALL	 	350	mA
Output leakage current low	ILOL	Y _{IN} = 0.4 Y	1, 2, 3	ALL	-10	+10	μА
Output leakage current high	ILOH	V _{IN} = 2.4 V	1, 2, 3	ALL	 -10 	 +10	μА
Input low current	IIL	 Y _{IN} = 0.4 V	1, 2, 3	ALL	 -10 	+10	μА
Input high current	IIH	 V _{IN} = 2.4 V	 1, 2, 3 	ALL	 -10 	+10	μА
Maximum frequency <u>1</u> /	FMAX		 9, 10, 11 	01 02	6.0 4.0		MHz MHz
Input capacitance	CIN		4	ALL		10 <u>1</u> /	pF
Output capacitance	COUT		4	ALL		15 <u>1</u> /	pF
Bidirectional capacitance	c1/0		4	ALL		20 1/	рF
ee footnotes at end of to	able.		<u> </u>		<u> </u>	<u> </u>	

REV

5962-85518

PAGE

4

DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO


Toot	Combal	Conditions	10						type		
Test	Symbol	$1 -55^{\circ}C \le T_{C} \le +125^{\circ}C$ $1 V_{CC} - 5.0 V \pm 10\%$ [unless otherwise spec	lsu	oup bgro		Refer- ence 	Ť	T	02 Min		Nnit
AS low width		l See figure 3	 9,	10,	11	l 1	l I 50	1	 70	 	l Ins
\overline{DS} + to \overline{AS} † deTay	 TdDS(AS)	「C _{L =} 50 pF ±10% _unless otherwise spec	T				25		50		l ns
CS ₀ to AS + 1/2/ setup time	TsCSO(AS)	 	9,	10,	11	 3 	0	 	0		l ns
CS ₀ to AS + hold time	 ThCSO(AS) 	 <u> </u>	9,	10,	11	 4 	40	 	 60 	 	l ns
CS ₁ to DS + setup time	 TsCS1(0S) 	 <u> </u>	9,	10,	11	 5 	80	1	1 <u>1</u> / 100 	 	l Ins
CS_1 to $DS + 2/$ hold time	ThCS1(DS)	 	9,	10,	11	6	1/ 40 		55	 	ns
INTACK to AS + 1/ setup time	 TsIA(AS) 	 	9,	10,	11	7	0		0	 	ns
INTACK to AS + 1/ hold time	 ThIA(AS) 	 -	9, 	10,	11	8	250	 	250 	 	ns
R/W (Read) to DS + setup time	 TsRWR(DS) 	 	9,	10,	11	 9 	80	 	100	 	ns
R/W to \overline{DS} + $1/$ hold time	 Thrw(DS) 	 - -	9,	10,	11	10	40	 	55	 	ns
R/W (Write) to DS + 1/ setup time	 TsRWW(DS) 		9,	10,	11	11	0		0		ns
$\frac{1}{AS}$ + to $\frac{DS}{DS}$ + $\frac{1}{delay}$	TdAS(DS)	 -	9,	10,	11	12	50		85		ns
DS low width	TwDS		9.	10.	11	13	250		390	'	ns
Valid access $\frac{1}{3}$ / recovery time	TrC I	<u> </u> 	9,	10, 10,	11	14	6TcPC +130		6TcPC +200		ns
Address to $\overline{\text{AS}}$ † 2/ setup time	 TsA(AS) 	 	9,	10,	11	15	10		30	 	ns
Address to AS † 2/ hold time	ThA(AS)	 	9, 	10,	11	16	30		50		ns
Write data to DS ↓ setup time	TsDW(DS)		9,	10,	11	17	20		30	 	ns
Write data to DS + 1/ hold time	ThDW(DS)		9,	10,	11	18	20		30		ns
DS + to data active delay	 TdDS(DA) 		 9, 	10,	11	19	0	 	0		ns
See footnotes at end of 1	table.										
MILITARY DR	AWING				C	WG NO.					
DEFENSE ELECTRONICS S DAYTON, OH		TER A 1	REV	Α.		596	2-85518 Page	5	·.		

Test	 Symbol	Conditions		oup /		Refer-		Devic	pe	 Unit			
	ļ !	-55°C < T _C < +125°C V _{CC} = 5.0 V *10%	1	bgrou	lsqı. İ	ence	+	01	T	02	T T		
		unless otherwise specified	╀		_		Min	Max	Min 1/		<u> </u>		
DS + to read data not valid delay	1	See figure 3 C _L = 50 pF ±10%	l	10,	11	20	0	<u>i</u> !	jō		ns		
DS + to read data valid delay	TdDSf(DR)	Tunless otherwise specified 		10,	11	21	 	180		 250 	l ns		
AS † to read data valid delay	TdAS(DR)		+ +	10,	11	22		335 		 520 	ns		
DS [†] to read data float delay	 TdDS(DRZ) 			10,	11	23		45	 	 70 	ns		
Address required valid to read data valid delay	 TdA (DR) 		 9, 	10,	11 	24	 	 420 	 	 570 <u>1</u> / 	ns		
delay	TdDS(W)		9,	10,	11	25	 -	200	 	240	ns		
DS [†] to W/REQ not valid delay	TdDSf(REQ)		9,	10,	11	26		200	 	240	ns		
DS [†] to DTR/REQ not <u>1/</u> valid delay	TdDSr(REQ)		9,	10,	11	27	 	5TcPC +500		 5TcPC +300	ns		
$\frac{1/5}{AS}$ to \overline{INT} valid delay	TdAS(INT)		9,	10,	11	28		500		500	ns		
\overline{AS} [†] to \overline{DS} [†] 1/6/(acknowledge) delay	Tdas(DSA)	<u> </u>	9,	10,	11	29	 250 		250		ns		
DS (acknowledge) <u>1</u> / low width	TwuSA		9,	10,	11	30	250		390		ns		
DS + (acknowledge) to read data valid delay <u>1</u> /	TdDSA(DR)		9,	10,	11	31		180		250	ns		
IEI to DS + (acknowledge) setup time 1/	TsIEI(DSA) 	- 19 19 1	9,	10,	11	32	100		120		ns		
IEI to DS † (acknowledge) hold time <u>1</u> /	ThIEI(DSA)	- 	9,	10,	11	33	0		0	 	ns		
ee footnotes at end of	table.	,				· · · · · · · · · · · · · · · · · · ·	!			1			
MILITARY DE	RAWING	SIZE			D	WG NO.							
DEFENSE ELECTRONICS DAYTON, OF		TER REV	·					5962-85518					

TA	BLE I. Elec	trical performance chara	cteristics -	Contir	wed.				
Test	Symbol	Conditions	Group A	Refer		Device	typ	е	Uni
		-55°C < Tr < +125°C	Isubaroups			01		02	Ţ
		$V_{CC} = 5.0 \text{ V } \pm 10\%$ unless otherwise specif	ied	<u> </u>	Min	Max	Min	Max	<u> </u>
IEI to IEO delay 1/		See figure 3 C _L = 50 pF ±10%	9, 10, 11	1 34		100	<u> </u>	120	ns
AS to IEO delay	TdAS(IEO)	unless otherwise specif	ied 9, 10, 11 	35		250	 	 250 	l ns
DS [†] (acknowledge) <u>1/5/</u> to INT inactive delay	TdDSA(INT)		9, 10, 11	36		500		500	l ns
$\overline{\text{DS}}$ to $\overline{\text{AS}}$ †delay $\underline{1}$ /for no reset		9, 1	9, 10, 11	1 37	15		30	 	ns
$\frac{1}{AS}$ to \overline{DS} delay for no reset	TdASQ(DS)		9, 10, 11	1 38	30	 	30] 	l ns
$\overline{\text{AS}}$ and $\overline{\text{DS}}$ coincident low for reset $1/8/$	Twres	-	9, 10, 11	39	250		250		l ns
PCLK low width	TwPC1	•	9, 10, 11	40	70	1000		2000 1/	l ns
PCLK high width	TwPCh	•	9, 10, 11	41	70	1000	105		ns
PCLK cycle time	TcPC	•	9, 10, 11	42	165	2000	250	4000 1/	l ns
PCLK rise time $1/$	TrPC	+	9, 10, 11	43	i I	1 15	 	20	l ns
PCLK fall time	TfPC		9, 10, 11	44		10		1/ 2 0	ns
PCLK ↓ to W/REQ valid 1/	TdPC(REQ)		9, 10, 11	1		 250 		250	ns
PCLK [†] to wait inactive delay	TdPC(W)		9, 10, 11	2	i I	350		350	ns
RxC [†] to PCLK [†] setup time 9/12/ (PCLK 4 case only)	TsRXC(PC)		9, 10, 11	3	70	 TwPCL <u>1</u> / 	 80 	TwPCL 1/	ns ns
ee footnotes at end of	table.				· '		·······		·
MILITARY DR		SIZE	D	WG NO.	2-8551	18			
DEFENSE ELECTRONICS : DAYTON, OF		RE	:		PAGE				
DESC FORM 193A									


Test	 Symbol	Conditions	 Gr	oup	Α	 Refer-		Device	type		Unit
		-55°C < T _C < +125°C V _{CC} = 5.0 V ±10%	sul			lence	01		02		
RxD to $\overline{\text{RxC}} \uparrow 1/9/$ setup time (X1 $\overline{\text{mode}}$)	TsRXD(RXCr)	unless otherwise specified See figure 3 C ₁ = 50 pF ±10%	Т	10,	11	4	Min O	Max 	Min O	Max 	ns
	ThRXD(RXCr)	unless otherwise specified		10,	11	5	150		1/ T50	 	ns
$\frac{1}{\text{RxD to }} \frac{1}{\text{RxC}} + \frac{1}{\text{setup}}$ time (X1 mode)	 TsRXD(RXCf)		9,	10,	11	 6 	0	 	0	 	ns
$\frac{9/13}{RxD \text{ to } RxC + \text{hold}}$ time (X1 mode)	 ThRXD(RXCf)		9,	10,	11	 7 	150	 	1/ T50	 	ns
$\begin{array}{ccc} \hline \text{SYNC to } \overline{\text{RxC}} \uparrow \text{ setup} \\ \hline \text{time} & \underline{1}/\underline{9}/ \\ \hline \end{array}$	 TsSY(RXC) 		9,	10,	11	 8 	-200		-200		ns
time	 ThSY(RXC) 		9,	10,	11	9	3TcPC +200		3TcPC +200		ns
setup time	TsTXC(PC)		9,	10,	11	10	0	 	0	 	ns
(X1 mode)	 TdTXCf(TXD) 	i 	9,	10,	11	11		230		300	ns
$\frac{10}{1 \text{ TxC}}$ to TxD $\frac{10}{1 \text{ delay}}$ (X1 mode)	 TdTXCr(TXD)		 9, 	10,	11	12		230		300	ns
(send clock echo)	TdTXD(TRX)	<u> </u>	9,	10,	11	13		200		200	ns
	T₩RTXh		9,	10,	11	14	180		180		ns
	I Twrtx1 		 9, 	10,	11	 15 	180	 	180	 	ns
	TCRTX		 9, 	10,	11	16	400	 	400	 	ns
period	 TcRTXX 		9,	10,	11	 17 	250	 1000 	250	1000	ns
$\frac{1}{14}$	TwTRXh		 9,	10,	11	18	180		180		ns
1/ 14/ TRXC low width	TwTRX1		 9,	10,	11	19	180		180		ns
ee footnotes at end o	f table.										
MILITARY D		1 4				DWG NO	62-855	18			
DEFENSE ELECTRONIC DAYTON,		TER RE	······	Α			PAG				


Test	Symbol	Conditions	Gr	oup	A	 Refer-	Device 01		type 02		 Unit
		$-55^{\circ}C \le T_{C} \le +125^{\circ}C$ $V_{CC} = 5.0 \text{ V} \pm 10\%$ unless otherwise specifie	<pre>< +125°C subgroups 0 V ±10% rise specified </pre>			lence	Ť		Min	1	<u> </u>
TRXC cycle time	TcTRX	 See figure 3 C ₁ = 50 pF ±10%	9,	10,	11	 20 	400	 	400	 	 ns
DCD or CTS pulse width	TwEXT	Tuñless otherwise specifie 		10,	11	21	200	 	200	T	ns
SYNC pulse width $\frac{1}{}$	TwsY	T 	19,	10,	11	22	200	 	200		ns
RXC + to W/REQ valid delay 1/16/18/	TdRXC(REQ)	Ť 	19,	10,	11	1 1	8	12	8	12	ns
RxC + to wait inactive delay 1/15/16/18/		Ť - -	19,	10,	11	2	8	12	8	12	ns
\overline{RxC} to \overline{SYNC} valid delay $\underline{1}/\underline{16}/\underline{18}/$	TdRXC(SY)	T 	9,	10,	11	3	4	7	4	7	l ns
RxC + INT valid delay 1/ 15/ 16/ 18/ 19/	TdRXC(INT)	T 	9,	10,	11	4	8 +2	12			ns
TxC + to W/REQ valid delay 1/17/18/	TdTXC(REQ)	† 	9,	10,	11	5 5 	5	 8 	5	 8 	ns
TxC + to wait inactive delay 1/ 15/ 17/ 18/			19,	10,	11	 6 	5	8	5	 8 	l ns
TxC + to DTR/REQ valid delay 1/17/18/	TdTXC(DRQ)		19,	10,	11	 7 	4	 7 	4	7	ns
Z/ TxC + to TNT valid delay <u>1/15/17/18/19</u> /	TdTXC(INT)		19,	10,	11	 8 	4 +2	6		6 +3	l ns
SYNC transition to INT valid delay 1/15/19/		T 	9,	10,	11	9	2	3	2	3	l ns
DCD or CTS transition to INT valid delay 1/ 15/ 19/	TdEXT(INT)	† - 	9,	10,	11	 10 	2	3	2	3 	ns
ee footnotes at end of	table.		<u> </u>			<u> </u>	 	<u>'</u>		<u>*</u> '	<u>'</u>
MILITARY DI	RAWING	SIZE			D	WG NO				·	
DEFENSE ELECTRONICS DAYTON, O		TER A REV	,	Α	1	590	2-85518 PAGE	9			





- 2/ Parameter does not apply to interrupt acknowledge transactions.
- 3/ Parameter applies only between transactions involving the SCC.
- $\frac{4}{}$ Float delay is defined as the time required for a ± 0.5 V change in the output with a maximum DC load and minimum AC load.
- 5/ Open-drain output, measured with open-drain test load.
- 6/ Parameter is system dependent. For any Z-SCC in the daisy chain TdAS(DSA) must be greater than the sum of TdAS(IEO) for the highest priority device in the daisy chain. TsIEI(DSA) for the Z-SCC and TdIEIf(IEO) for each device separating them in the daisy chain.
- 7/ Parameter applies only to a Z-SCC pulling INT low at the beginning of the interrupt acknowledge transactions.
- 8/ Internal circuitry allows for the reset provided by the Z8 to be recognized as a reset by the Z-SCC.
- 9/ RXC is RIXC or TRXC, whichever is supplying the receive clock.
- 10/ TXC is TRXC or RTXC, whichever is supplying the transmit clock.
- 11/ Both RTxC and SYNC have 30 pF capacitors to the ground connected to them.
- $\frac{12/}{\text{Parameter applies only if the data rate is one-fourth the PCLK rate.}} \text{ In all other cases, no phase relationship between $\overline{\text{RxC}}$ and PCLK or $\overline{\text{TxC}}$ and PCLK is required.}$
- 13/ Parameter applies only to FM encoding/decoding.
- Parameter applies only for transmitter and receiver; DPLL and baud rate generator timing requirements are identical to chip PCLK requirements.
- 15/ Open-drain output, measured with open-drain test load.
- 16/ RxC is RTxC or TRxC, whichever is supplying the receive clock.
- 17/ TxC is TRxC or RTxC, whichever is supplying the transmit clock.
- 18/ Units equal to TcPC.
- 19/ Units equal to AS.


MILITARY DRAWING	SIZE		DWG NO.	
	A		5962-85518	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO		REV	PAGE 10	


















- 3.5 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in 6.5. The certificate of compliance submitted to DESC-ECS prior to listing as an approved source of supply shall state that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.
- 3.6 Certificate of conformance. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.
- 3.7 Notification of change. Notification of change to DESC-ECS shall be required in accordance with MIL-STD-883 (see 3.1 herein).
- 3.8 Verification and review. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).
- 4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test (method 1015 of MIL-STD-883).
 - Test condition A, B, C, or D using the circuit submitted with the certificate of compliance (see 3.5 herein).
 - (2) $T_A = +125^{\circ}C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
- 4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
 - 4.3.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. Subgroups 4, 5, and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
 - c. Subgroup 7 tests shall include verification of the instruction set.
 - 4.3.2 Groups C and D inspections.
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. Steady-state life test (method 1005 of MIL-STD-883) conditions:
 - Test condition A, B, C, or D using the circuit submitted with the certificate of compliance (see 3.5 herein).
 - (2) $T_A = +125$ °C, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by appendix B of MIL-M-38510 and method 1005 of MIL-STD-883.

	SIZE				DWG NO),	
MILITARY DRAWING	A				59	62-85518	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO		F	REV	A		PAGE	18
DECC ECRM 1024	*	A .				•	



MIL-STט-883 test requirements 	Subgroups (per method 5005, table I)
Interim electrical parameters (method 5004) 	
Final electrical test parameters (method 5004)	1*, 2, 3, 9
Group A test requirements (method 5005) 	1 1, 2, 3, 7, 8, 9, 10, 11**
Groups C and D end-point electrical parameters (method 5005) 	1, 2, 3

* PDA applies to subgroup 1.

** Subgroups 10 and 11, if not tested, shall be guaranteed to the specified limits in table I.

5. PACKAGING

- 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.
- 6. NOTES
- 6.1 Intended use. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.
- 6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3~ Comments. Comments on this drawing should be directed to DESC-ECS, Dayton, Ohio 45444, or telephone $\overline{513-29}6-5375.$

	SIZE	 		DWG NO
MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO	A	 		5962-85518
		REV	A	PAGE 19

6.4 <u>Symbols, definitions, and functional descriptions</u>. The symbols, definitions, and functional descriptions for these devices shall be as follows:

(The following section describes the pin functions of the Z-SCC. Figures 1 and 2 detail the respective pin functions and pin assignments.)

 AD_0-AD_7 . Address/data bus (bidirectional, active high, 3-state). These multiplexed lines carry register addresses to the Z-SCC as well as data or control information to and from the Z-SCC.

 $\overline{\text{AS}}$. Address strobe (input, active low). Addresses on AD₀-AD₇ are latched by the rising edge of this signal.

 $\overline{\text{CS}_0}$. Chip select 0 (input, active low). This signal is latched concurrently with the addresses on AD_0 -AD $_7$ and must be active for the intended bus transaction to occur.

 ${\rm CS}_1$. Chip select 1 (input, active high). This second select signal must also be active before the intended bus transaction can occur. ${\rm CS}_1$ must remain active throughout the transaction.

CTSA, CTSB. Clear to send (inputs, active low). If these pins are programmed as auto enables, a low on the inputs enables their respective transmitters. If not programmed as auto enables, they may be used as general-purpose inputs. Both inputs are Schmitt-trigger buffered to accommodate slow rise-time inputs. The device detects pulses on these inputs and can interrupt the CPU on both logic level transitions.

DCDA, DCDB. Data carrier detect (inputs active low). These pins function as receiver enables if they are programmed for auto enables; otherwise they may be used as general-purpose input pins. Both pins are Schmitt-trigger buffered to accommodate slow rise-time signals. The Z-SCC detects pulses on these pins and can interrupt the CPU on both logic level transitions.

 $\overline{\text{DS}}$. Data strobe (input, active low). This signal provides timing for the transfer of data into and out of the Z-SCC. If $\overline{\text{AS}}$ and $\overline{\text{DS}}$ coincide, this is interpreted as a reset.

DTR/REQA, DTR/REQB. Data terminal ready/request (outputs, active low). These outputs follow the state programmed into the DTR bit. They can also be used as general-purpose outputs or as request lines for a DMA controller.

IEI. Interrupt enable in (input, active high). IEI is used with IEO to form an interrupt daisy chain when there is more than one interrupt-driven device. A high IEI indicates that no other higher priority device has an interrupt under service or is requesting an interrupt.

IEO. Interrupt enable out (output, active high). IEO is high only if IEI is high and the CPU is not servicing a Z-SCC interrupt or the Z-SCC is not requesting an interrupt (interrupt acknowledge cycle only). IEO is connected to the next lower priority device's IEI input and thus inhibits interrupts from lower priority devices.


INT. Interrupt request (output, open-drain, active low). This signal is activated when the Z-SCC requests an interrupt.

INTACK. Interrupt acknowledge (input, active low). This signal indicates an active interrupt acknowledge cycle. During this cycle, the Z-SCC interrupt daisy chain settles. When \overline{DS} becomes active, the Z-SCC places an interrupt vector on the data bus (if IEI is high). INTACK is latched by the rising edge of \overline{AS} .

PCLK. Clock (input). This is the master Z-SCC clock used to synchronize internal signals. PCLK is not required to have any phase relationship with the master system clock, although the frequency of this clock must be as least 90 percent of the CPU clock frequency for a Z8000. PCLK is a TTL level signal.

RxDA, RxDB. Receive data (inputs, active high). These input signals receive serial data at standard TTL levels.

MILITARY DRAWING	SIZE A		DWG NO. 5962-85518	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO		REV A	PAGE	20
DC00 F00M 400A				



RIXCA, RIXCB. Receive/transmit clock (inputs, active low). These pins can be programmed in several different modes of operation. In each channel, $\overline{\text{RTxC}}$ may supply the receive clock, the transmit clock, the clock for the baud rate generator, or the clock of the digital phase-locked loop. These pins can also be programmed for use with the respective SYNC pins as a crystal oscillator. The receive clock may be 1, 16, 32, or 64 times the data rate in asynchronous modes.

RTSA, RTSB. Request to send (outputs, active low). When the request to send (RTS) bit in write register 5 is set, the RTS signal goes low. When the RTS bit is reset in the asynchronous mode and auto enable is on, the signal goes high after the transmitter is empty. In synchronous mode or in asynchronous mode with auto enable off, the RTS pin strictly follows the state of the RTS bit. Both pins can be used as general-purpose outputs.

R/W, Read/write (input). This signal specifies whether the operation to be performed is a read or a write.

SYNCA, SYNCB. Synchronization (inputs or outputs, active low). These pins can act either as inputs, outputs, or part of the crystal oscillator circuit.

In the asynchronous receive mode (crystal oscillator option not selected), these pins are inputs similar to $\overline{\text{CTS}}$ and $\overline{\text{DCD}}$. In this mode, transitions on these lines affect the state of the synchronous/hunt status bits in read register 0 but have no other function.

In external synchronization mode with the crystal oscillator not selected, these lines also act as inputs. In this mode, $\overline{\text{SYNC}}$ must be driven low two receive clock cycles after the last bit in the synchronous character is received. Character assembly begins on the rising edge of the receive clock immediately preceding the activation of $\overline{\text{SYNC}}$.

In the internal synchronization mode (Monosync and bisync) with the crystal oscillator not selected, these pins act as outputs and are active only during the part of the receive clock cycle in which synchronous characters are recognized. The synchronous condition is not latched, so these outputs are active each time a synchronization pattern is recognized (regardless of character boundaries). In SDLC mode, these pins act as outputs and are valid on receipt of a flag.

TxDA, TxDB. Transmit data (outputs, active high). These output signals transmit serial data at standard TTL levels.

 $\overline{\text{TRxCA}}$, $\overline{\text{TRxCB}}$. Transmit/receive clocks (inputs or outputs, active low). These pins can be programmed in several different modes of operation. $\overline{\text{TRxC}}$ may supply the receive clock or the transmit clock in the input mode or supply the output of the digital phase-locked loop, the crystal oscillator, the baud rate generator, or the transmit clock in the output mode.

W/REQA, W/REQB. Wait/request (outputs, open-drain when programmed for a wait function, driven high or low when programmed for a request function). These dual-purpose outputs may be programmed as request lines for a DMA controller or as wait lines to synchronize the CPU to the Z-SCC data rate. The reset state is wait.

MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO	SIZE	-	DWG NO			5962-85518		
			REV	A		PAGE	21	

6.5 Approved sources of supply. Approved sources of supply are listed herein. Additional sources will be added as they become available. The vendors listed herein have agreed to this drawing and a certificate of compliance (see 3.5 herein) has been submitted to DESC-ECS.

Military drawing part number	Vendor CAGE number	Vendor similar part number <u>1</u> /
5962-8551801QX	56708 66958	Z8030ACMB Z8030AD2/883
5962-8551801YX	56708 66958	Z8030ALMB Z8030AK2/883
5962-8551802QX	56708 66958	Z8030CMB Z8030D2/883
5962-8551802YX	56708 66958	Z8030LMB Z8030K2/883

 $\frac{1}{\text{acquisition.}} \begin{tabular}{ll} \textbf{Caution.} & \textbf{Do not use this number for item} \\ & \textbf{acquisition.} & \textbf{Items acquired to this number may} \\ & \textbf{not satisfy the performance requirements of this} \\ \end{tabular}$ drawing.

Vendor CAGE number

Vendor name and address

56708

Zilog, Incorporated 1315 Dell Avenue Campbell, CA 95008

66958

SGS Semiconductor Corporation 1000 Bell Road

Phoenix, AZ 85022

_	SIZE				DWG NO.
MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO	A				5962-85518
			REV	A	PAGE 22
DESC FORM 193A	<u> </u>	4			

012610 _ _ _

FEB 86