

# **SRAM Nonvolatile Controller Unit**

#### **Features**

- ➤ Power monitoring and switching for 3-volt battery-backup applications
- ➤ Write-protect control
- ➤ 3-volt primary cell inputs
- ➤ Less than 10ns chip-enable propagation delay
- ➤ 5% or 10% supply operation

#### **General Description**


The CMOS bq2201 SRAM Nonvolatile Controller Unit provides all necessary functions for converting a standard CMOS SRAM into nonvolatile read/write memory.

A precision comparator monitors the  $5V\ V_{\rm CC}$  input for an out-of-tolerance condition. When out of tolerance is detected, a conditioned chip-enable output is forced inactive to write-protect any standard CMOS SRAM.

During a power failure, the external SRAM is switched from the  $V_{\rm CC}$  supply to one of two 3V backup supplies. On a subsequent power-up, the SRAM is write-protected until a power-valid condition exists.

The bq2201 is footprint- and timingcompatible with industry standards with the added benefit of a chip-enable propagation delay of less than 10ns.

#### **Pin Connections**



#### **Pin Names**

V<sub>OUT</sub> Supply output

BC<sub>1</sub>—BC<sub>2</sub> 3-volt primary backup cell inputs

THS Threshold select input

CE chip-enable active low input

 $\overline{\text{CE}}_{\text{CON}}$  Conditioned chip-enable output

V<sub>CC</sub> +5-volt supply input

V<sub>SS</sub> Ground

NC No Connect

#### **Functional Description**

An external CMOS static RAM can be battery-backed using the  $V_{\rm OUT}$  and the conditioned chip-enable output pin from the bq2201. As  $V_{\rm CC}$  slews down during a power failure, the conditioned chip-enable output  $\overline{\rm CE}_{\rm CON}$  is forced inactive independent of the chip-enable input  $\overline{\rm CE}$ .

This activity unconditionally write-protects external SRAM as  $V_{\rm CC}$  falls to an out-of-tolerance threshold  $V_{\rm PFD}$ .  $V_{\rm PFD}$  is selected by the threshold select input pin, THS.

If THS is tied to  $V_{\rm SS}$ , power-fail detection occurs at 4.62V typical for 5% supply operation. If THS is tied to  $V_{\rm CC}$ , power-fail detection occurs at 4.37V typical for 10% supply operation. The THS pin must be tied to  $V_{\rm SS}$  or  $V_{\rm CC}$  for proper operation.

If a memory access is in process during power-fail detection, that memory cycle continues to completion before the memory is write-protected. If the memory cycle is not terminated within time  $t_{WPT},$  the  $\overline{\rm CE}_{\rm CON}$  output is unconditionally driven high, write-protecting the memory.

#### bq2201

As the supply continues to fall past  $V_{\rm PFD}$ , an internal switching device forces  $\underline{V_{\rm OUT}}$  to one of the two external backup energy sources.  $\overline{CE}_{\rm CON}$  is held high by the  $V_{\rm OUT}$  energy source.

During power-up,  $V_{\rm OUT}$  is switched back to the  $V_{\rm CC}$  supply as  $V_{\rm CC}$  rises above the backup cell input voltage sourcing  $V_{\rm OUT}.$  The  $\overline{\rm CE}_{\rm CON}$  output is held inactive for time  $t_{\rm CER}$  (120 ms maximum) after the supply has reached  $V_{\rm PFD}$ , independent of the  $\overline{\rm CE}$  input, to allow for processor stabilization.

During power-valid operation, the  $\overline{CE}$  input is fed through to the  $\overline{CE}_{CON}$  output with a propagation delay of less than 10ns. Nonvolatility is achieved by hardware hookup, as shown in Figure 1.

#### Energy Cell Inputs—BC<sub>1</sub>, BC<sub>2</sub>

Two primary backup energy source inputs are provided on the bq2201. The  $BC_1$  and  $BC_2$  inputs accept a 3V primary battery, typically some type of lithium chemistry. If no primary cell is to be used on either  $BC_1$  or  $BC_2$ , the unused input should be tied to  $V_{\rm SS}$ .

If both inputs are used, during power failure the  $V_{\rm OUT}$  output is fed only by  $BC_1$  as long as it is greater than 2.5V. If the voltage at  $BC_1$  falls below 2.5V, an internal isolation switch automatically switches  $V_{\rm OUT}$  from  $BC_1$  to  $BC_2$ .

To prevent battery drain when there is no valid data to retain,  $V_{\rm OUT}$  and  $\overline{\rm CE}_{\rm CON}$  are internally isolated from BC<sub>1</sub> and BC<sub>2</sub> by either of the following:

- Initial connection of a battery to BC<sub>1</sub> or BC<sub>2</sub>, or
- Presentation of an isolation signal on  $\overline{\text{CE}}$ .

A valid isolation signal requires  $\overline{CE}$  low as  $V_{CC}$  crosses both  $V_{PFD}$  and  $V_{SO}$  during a power-down. See Figure 2. Between these two points in time,  $\overline{CE}$  must be brought to the point of (0.48 to 0.52)\* $V_{CC}$  and held for at least 700ns. The isolation signal is invalid if  $\overline{CE}$  exceeds 0.54\* $V_{CC}$  at any point between  $V_{CC}$  crossing  $V_{PFD}$  and  $V_{SO}$ .

The appropriate battery is connected to  $V_{OUT}$  and  $\overline{CE}_{CON}$  immediately on subsequent application and removal of  $V_{CC}$ .




Figure 2. Battery Isolation Signal




Figure 1. Hardware Hookup (5% Supply Operation)

#### **Absolute Maximum Ratings**

Symbol	Parameter	Value	Unit	Conditions
$ m V_{CC}$	DC voltage applied on $V_{\rm CC}$ relative to $V_{\rm SS}$	-0.3 to 7.0	V	
$\mathbf{V}_{\mathrm{T}}$	DC voltage applied on any pin excluding $V_{\rm CC}$ relative to $V_{\rm SS}$	-0.3 to 7.0	v	$V_{\rm T} \leq V_{\rm CC} + 0.3$
$T_{\mathrm{OPR}}$		0 to +70	°C	Commercial
	Operating temperature	-40 to +85	°C	Industrial "N"
$\mathbf{T}_{ ext{STG}}$	Storage temperature	-55 to +125	°C	
$\mathbf{T}_{ ext{BIAS}}$	Temperature under bias	-40 to +85	°C	
$T_{ m SOLDER}$	Soldering temperature	260	°C	For 10 seconds
$\mathbf{I}_{\mathrm{OUT}}$	$ m V_{OUT}$ current	200	mA	

Note:

Permanent device damage may occur if **Absolute Maximum Ratings** are exceeded. Functional operation should be limited to the Recommended DC Operating Conditions detailed in this data sheet. Exposure to conditions beyond the operational limits for extended periods of time may affect device reliability.

## Recommended DC Operating Conditions (TA = TOPR)

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Notes
37		4.75	5.0	5.5	V	$THS = V_{SS}$
$\mathbf{v}_{\mathrm{cc}}$	Supply voltage	4.50	5.0	5.5	V	$THS = V_{CC}$
$V_{SS}$	Supply voltage	0	0	0	$\mathbf{v}$	
$ m v_{\scriptscriptstyle IL}$	Input low voltage	-0.3	-	0.8	$\mathbf{v}$	
$\mathbf{v}_{ ext{IH}}$	Input high voltage	2.2	-	$V_{\rm CC}$ + 0.3	$\mathbf{v}$	
$egin{array}{c} V_{ m BC1}, \ V_{ m BC2} \end{array}$	Backup cell voltage	2.0	-	4.0	v	
THS	Threshold select	-0.3	-	$V_{\rm CC}$ + 0.3	$\mathbf{v}$	

Note:

Typical values indicate operation at  $T_A$  = 25°C,  $V_{\rm CC}$  = 5V or  $V_{\rm BC}.$ 

# bq2201

## DC Electrical Characteristics (TA = TOPR, VCC = $5V \pm 10\%$ )

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Conditions/Notes
$\mathbf{I}_{\mathrm{LI}}$	Input leakage current	-	-	± 1	μA	$V_{\mathrm{IN}} = V_{\mathrm{SS}}$ to $V_{\mathrm{CC}}$
$\mathbf{v}_{\mathrm{OH}}$	Output high voltage	2.4	-	-	v	$I_{\mathrm{OH}} = -2.0 \mathrm{mA}$
${ m V}_{ m OHB}$	$ m V_{OH}, BC \; supply$	$ m V_{BC}$ - $ m 0.3$	-	-	v	$V_{\rm BC} > V_{\rm CC},~I_{\rm OH} = -10 \mu A$
$ m V_{OL}$	Output low voltage	-	-	0.4	v	$I_{\rm OL} = 4.0 { m mA}$
$I_{\rm CC}$	Operating supply current	-	3	5	mA	No load on $V_{OUT}$ and $\overline{CE}_{CON}$ .
17	D 0:11.1 1	4.55	4.62	4.75	v	$THS = V_{SS}$
$ \mathbf{V}_{ ext{PFD}} $	Power-fail detect voltage	4.30	4.37	4.50	v	$THS = V_{\rm CC}$
$ m V_{SO}$	Supply switch-over voltage	-	$V_{\mathrm{BC}}$	-	v	
$I_{CCDR}$	Data-retention mode current	-	-	100	nA	$V_{\mathrm{OUT}}$ data-retention current to additional memory not included.
**	77 10	V <sub>CC</sub> - 0.2	-	-	v	$V_{\rm CC} > V_{\rm BC}, I_{\rm OUT} = 100 mA$
$\mathbf{V}_{ ext{OUT1}}$	$ m V_{OUT}$ voltage	V <sub>CC</sub> - 0.3	-	-	v	$V_{\rm CC} > V_{\rm BC}, I_{\rm OUT} = 160 {\rm mA}$
$ m V_{OUT2}$	$ m V_{OUT}$ voltage	V <sub>BC</sub> - 0.3	-	-	v	$V_{\rm CC} < V_{\rm BC},  I_{\rm OUT} = 100 \mu A$
**	Active backup cell	-	$ m V_{BC2}$	-	v	$V_{\mathrm{BC1}} < 2.5 \mathrm{V}$
$ V_{ m BC} $	voltage	-	$ m V_{BC1}$	-	v	$V_{\rm BC1} > 2.5 { m V}$
$I_{\mathrm{OUT1}}$	V <sub>OUT</sub> current	-	-	160	mA	$V_{\rm OUT} > V_{\rm CC}$ - 0.3V
$I_{\rm OUT2}$	V <sub>OUT</sub> current	-	100	-	μA	$V_{\rm OUT} > V_{\rm BC}$ - 0.2V

Note: Typical values indicate operation at  $T_A = 25$  °C,  $V_{CC} = 5V$  or  $V_{BC}$ .

## **Capacitance** (TA = 25°C, F = 1MHz, V<sub>CC</sub> = 5.0V)

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Conditions
$C_{\mathrm{IN}}$	Input capacitance	-	-	8	рF	Input voltage = 0V
$C_{ m OUT}$	Output capacitance	-	-	10	рF	Output voltage = 0V

Note: This parameter is sampled and not 100% tested.

### **AC Test Conditions**

Parameter	Test Conditions	
Input pulse levels	0V to 3.0V	
Input rise and fall times	5ns	
Input and output timing reference levels	1.5V (unless otherwise specified)	
Output load (including scope and jig)	See Figure 3	




Figure 3. Output Load


### Power-Fail Control (TA = TOPR)

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Notes
$t_{\mathrm{PF}}$	$ m V_{CC}$ slew, $4.75V$ to $4.25V$	300	-	-	μs	
$t_{\rm FS}$	$ m V_{CC}$ slew, 4.25V to $ m V_{SO}$	10	-	-	μs	
$\mathbf{t}_{\mathrm{PU}}$	$ m V_{CC}$ slew, $4.25V$ to $4.75V$	0	-	-	μs	
$t_{\rm CED}$	Chip-enable propagation delay	-	7	10	ns	
t <sub>CER</sub>	Chip-enable recovery	40	80	120	ms	Time during which SRAM is write-protected after $V_{\rm CC}$ passes $V_{\rm PFD}$ on power-up.
twpT	Write-protect time	40	100	150	μs	Delay after $V_{\rm CC}$ slews down past $V_{\rm PFD}$ before SRAM is write-protected.


Note: Typical values indicate operation at  $T_A = 25$  °C.

Caution: Negative undershoots below the absolute maximum rating of -0.3V in battery-backup mode may affect data integrity.


## **Power-Down Timing**




# **Power-Up Timing**



## 8-Pin DIP Narrow (PN)







#### 8-Pin DIP Narrow (PN)

Dimension	Minimum	Maximum
A	0.160	0.180
A1	0.015	0.040
В	0.015	0.022
B1	0.055	0.065
C	0.008	0.013
D	0.350	0.380
Е	0.300	0.325
E1	0.230	0.280
e	0.300	0.370
G	0.090	0.110
L	0.115	0.150
S	0.020	0.040

All dimensions are in inches.

## 8-Pin SOIC Narrow (SN)






#### 8-Pin SOIC Narrow (SN)

Dimension	Minimum	Maximum
A	0.060	0.070
A1	0.004	0.010
В	0.013	0.020
C	0.007	0.010
D	0.185	0.200
E	0.150	0.160
e	0.045	0.055
H	0.225	0.245
L	0.015	0.035

All dimensions are in inches.

## S: 16-Pin SOIC



16-Pin S (SOIC)

Dimension	Minimum	Maximum
A	0.095	0.105
A1	0.004	0.012
В	0.013	0.020
C	0.008	0.013
D	0.400	0.415
E	0.290	0.305
e	0.045	0.055
H	0.395	0.415
L	0.020	0.040

All dimensions are in inches.

## bq2201

### **Data Sheet Revision History**

Change No.	Page No.	Description	Nature of Change
1		Added industrial temperature range	
2	1, 3, 4	10% supply operation	Was: THS tied to $V_{\rm OUT}$ Is: THS tied to $V_{\rm CC}$
3	1, 9, 11	Added 16-pin package option	

Note:

Change 1 = Sept. 1991 B changes from Sept. 1990 A. Change 2 = Aug. 1997 C changes from Sept. 1991 B. Change 3 = Oct. 1998 D changes from Aug. 1997 C.

## **Ordering Information**

