



MATRA M H S

T-46-23-08

September 1990

DATA SHEET

HM 65768

4 K x 4 HIGH SPEED CMOS SRAM

FEATURES

- FAST ACCESS TIME
MILITARY : 25*/35/45/55 ns (max)
COMMERCIAL : 20/25/35/45/55 ns (max)
- LOW POWER CONSUMPTION
ACTIVE : 200 mW (typ)
STANDBY : 35 mW (typ)
- WIDE TEMPERATURE RANGE :
- 55°C TO + 125°C
- 300 MILS WIDTH PACKAGE
- TTL COMPATIBLE INPUTS AND OUTPUTS
- ASYNCHRONOUS
- CAPABLE OF WITHSTANDING GREATER THAN 2000 V ELECTROSTATIC DISCHARGE
- SINGLE 5 VOLT SUPPLY

4

DESCRIPTION

The HM 65768 is a high speed CMOS static RAM organized as 4096 x 4 bits. It is manufactured using MHS's high performance CMOS technology.

Access times as fast as 20 ns are available with maximum power consumption of only 385 mW.

The HM 65768 features fully static operation requiring no external clocks or timing strobes. The automatic power-down feature reduces the power consumption by 77 % when the circuit is deselected.

Each memory expansion is provided by an active low chip select (CS) and three state drivers.

All inputs and outputs of the HM 65768 are TTL compatible and operate from single 5 V supply thus simplifying system design.

The HM 65768 is processed following the test methods of MIL STD 883C.


PACKAGES

LOGIC SYMBOL


Plastic 300 mils, 20 pins, DIL.
Ceramic 300 mils, 20 pins, DIL.
Tape and Reel Service

SOIC 300 mils, 20 pins, DIL.
SOJ 300 mils, 20 pins
LCC 20 pins.


Pinout DIL 20 pins (top view)




Pinout LCC 20 pins (top view)



* preliminary specification



BLOCK DIAGRAM



PIN NAMES

A0-A11 : Address inputs	$\overline{CS}$: Chip Select
I/O0-I/O3 : Input/Output	$\overline{W}$: Write enable
Vcc : Power	
Gnd : Ground	

TRUTH TABLE

$\overline{CS}$	$\overline{W}$	DATA-IN	DATA-OUT	MODE
H	X	Z	Z	Deselect
L	H	Z	Valid	Read
L	L	Valid	Z	Write

ABSOLUTE MAXIMUM RATINGS

Supply voltage to GND potential : $-0.5\text{ V to }+7.0\text{ V}$
 DC input voltage : $-3.0\text{ V to }+7.0\text{ V}$
 DC output voltage in high Z state : $-0.5\text{ V to }+7.0\text{ V}$

Storage temperature : $-65^{\circ}\text{C to }+150^{\circ}\text{C}$
 Output current into outputs (low) : 20 mA

OPERATING RANGE

		OPERATING VOLTAGE	OPERATING TEMPERATURE
Military	(- 2)	$5\text{ V} \pm 10\%$	$-55^{\circ}\text{C to }+125^{\circ}\text{C}$
Commercial	(- 5)	$5\text{ V} \pm 10\%$	$0^{\circ}\text{C to }+70^{\circ}\text{C}$

RECOMMENDED DC OPERATING CONDITIONS

PARAMETER	DESCRIPTION	MINIMUM	TYPICAL	MAXIMUM	UNIT
Vcc	Supply voltage	4.5	5.0	5.5	V
Gnd	Ground	0.0	0.0	0.0	V
VIL	Input low voltage	-3.0	0.0	0.8	V
VIH	Input high voltage	2.0	—	5.5	V

4

CAPACITANCE

PARAMETER	DESCRIPTION	MINIMUM	TYPICAL	MAXIMUM	UNIT
Cin (1)	Input capacitance	—	—	4	pF
Cout (1)	Output capacitance	—	—	7	pF

L = low, H = high, X = H or L, Z = high impedance


AC TEST LOADS WAVEFORMS

Fig. 1a.




Fig. 1b.





Fig. 2.

ELECTRICAL CHARACTERISTICS DC PARAMETER

T-46-23-08

PARAMETER	DESCRIPTION	MINIMUM	TYPICAL	MAXIMUM	UNIT
IIX (2)	Input leakage current	- 10.0	-	10.0	μ A
IOZ (3)	Output leakage current	- 50.0	-	50.0	μ A
IOS (3)	Output short circuit current	-	-	- 350.0	mA
VOL (4)	Output low voltage	-	-	0.4	V
VOH (5)	Output high voltage	2.4	-	-	V

Note : 1. TA = 25°C - f = 1 MHz - Vcc = 5.0 V.

Notes : 2. Gnd < Vin < Vcc, Gnd < Vout < Vcc Output disabled.

3. Vcc = max, Vout = Gnd, duration of the short circuit should not exceed 30 seconds.

Not more than 1 output should be shorted at one time.

4. Vcc min, IOL = 8.0 mA.

Consumption for Commercial specification :

SYMBOL	PARAMETER	65768 F-5*	65768 H-5	65768 K-5	65768 M-5	65768 N-5	UNIT	VALUE
ICCSB (6)	Standby supply current	30	15	15	15	30	mA	max
ICCSB1 (7)	Standby supply current	30	11	11	11	30	mA	max
ICCOP (8)	Dynamic operating current	70	70	70	70	90	mA	max

Consumption for Commercial specification :

SYMBOL	PARAMETER	65768 F-5*	65768 H-5	65768 K-5	65768 M-5	65768 N-5	UNIT	VALUE
ICCSB (6)	Standby supply current	30	15	15	15	30	mA	max
ICCSB1 (7)	Standby supply current	30	11	11	11	30	mA	max
ICCOP (8)	Dynamic operating current	70	70	70	70	90	mA	max

Notes : 5. Vcc min, IOH = - 4.0 mA.

6. CS $\geq$ VIH, a pull-up resistor to Vcc on the CS input is required to keep the device deselected during Vcc power-up otherwise ICCSB will exceed values above.7. CS $\geq$ Vcc - 300 mV.

8. Vcc max, Output current = 0 mA, f = max, Vin = Vcc or Gnd.

ELECTRICAL CHARACTERISTICS AC PARAMETERS

AC CONDITIONS :

Input pulse levels : Gnd to 3.0 V
 Input rise : 5 ns

Input timing reference levels : 1.5 V
 Output loading IOL/IOH (see figure 1a and 1b) : +30 pF

T-46-23-08

WRITE CYCLE : Commercial specification


SYMBOL	PARAMETER	65768 F-5*	65768 H-5	65768 K-5	65768 M/N-5	UNIT	VALUE
TAVAV	Write Cycle time	20	25	35	40	ns	min
TAVWL	Address set-up time	0	0	0	0	ns	min
TAVWH	Address valid to end of write	15	20	30	35	ns	min
TDVWH	Data set-up time	10	15	15	15	ns	min
TELWH	$\overline{\text{CS}}$ low to write end	15	25	35	35	ns	min
TWLQZ (9)	Write low to high Z	10	10	15	20	ns	max
TWLWH	Write pulse width	15	20	30	35	ns	min
TWHAX	Address hold from end of write	0	0	0	0	ns	min
TWHDX	Data hold time	0	0	3	3	ns	min
TWHQX (9)	Write high to low Z	3	6	6	6	ns	min
TEHAX	Address hold from end $\overline{\text{CS}}$	3	3	3	3	ns	min

WRITE CYCLE : Military specification

SYMBOL	PARAMETER	65768 H-2*	65768 K-2	65768 M-2	65768 N-2	UNIT	VALUE
TAVAV	Write Cycle time	25	35	40	40	ns	min
TAVWL	Address set-up time	0	0	0	0	ns	min
TAVWH	Address valid to end of write	20	30	35	35	ns	min
TDVWH	Data set-up time	15	15	15	15	ns	min
TELWH	$\overline{\text{CS}}$ low to write end	25	35	35	35	ns	min
TWLQZ (9)	Write low to high Z	10	15	20	20	ns	max
TWLWH	Write pulse width	20	30	35	35	ns	min
TWHAX	Address hold from end of write	2	2	2	2	ns	min
TWHDX	Data hold time	0	0	3	3	ns	min
TWHQX (9)	Write high to low Z	3	6	6	6	ns	min
TEHAX	Address hold from end $\overline{\text{CS}}$	3	3	3	3	ns	min

Note : 9. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.

T-46-23-08



4

The timing diagram illustrates the relationship between several signals during a memory access cycle. The signals shown are ADDRESS, CS (Chip Select), W (Write Enable), DIN (Data In), and DOUT (Data Out). Key timing parameters are indicated by arrows:

- TAA/V**: Address-to-output delay from ADDRESS to DOUT.
- TAA/WL**: Address-to-output delay from ADDRESS to CS.
- TELWH**: Enable-to-output delay from CS to DOUT.
- TAA/WH**: Address-to-output delay from ADDRESS to W.
- TWLWH**: Write enable-to-output delay from W to DOUT.
- TEHAX**: Enable-to-output delay from CS to DOUT.
- TDVWH**: Data valid-to-output delay from DIN to DOUT.
- TWHDx**: Write enable-to-output delay from W to DOUT.
- DATA-IN VALID**: Period during which DIN is valid.
- TWLQZ**: Write enable-to-output delay from W to DOUT.
- DATA UNDEFINED**: Period during which DOUT is undefined.
- HIGH IMPEDANCE**: Period during which DOUT is in high impedance state.

READ CYCLE : Commercial specification

T-46-23-08

SYMBOL	PARAMETER	65768 F-5	65768 H-5	65768 K-5	65768 M-5	65768 N-5	UNIT	VALUE
TAVAV	READ cycle time	20	25	35	45	55	ns	min
TAVQV	Address access time	20	25	35	45	55	ns	max
TAVQX	Address valid to low Z	2	3	3	3	3	ns	min
TELQV	Chip-select access time	20	25	35	45	55	ns	max
TELQX	$\overline{CS}$ low to low Z	3	5	5	5	5	ns	min
TEHQZ	$\overline{CS}$ high to high Z	15	15	20	25	25	ns	max
TELIC	$\overline{CS}$ low to power up	0	0	0	0	0	ns	min
TEHICL	$\overline{CS}$ high to power down	25	25	25	30	30	ns	max

READ CYCLE : Military specification


SYMBOL	PARAMETER	65768 H-2*	65768 K-2	65768 M-2	65768 N-2	UNIT	VALUE
TAVAV	READ cycle time	25	35	45	55	ns	min
TAVQV	Address access time	25	35	45	55	ns	max
TAVQX	Address valid to low Z	2	3	3	3	ns	min
TELQV	Chip-select access time	25	35	45	55	ns	max
TELQX	$\overline{CS}$ low to low Z	5	5	5	5	ns	min
TEHQZ	$\overline{CS}$ high to high Z	15	20	25	25	ns	max
TELIC	$\overline{CS}$ low to power up	0	0	0	0	ns	min
TEHICL	$\overline{CS}$ high to power down	5	25	30	30	ns	max

* Preliminary specification.


READ CYCLE nb 1

MATRA M H S

T-46-23-08



READ CYCLE nb 2



ORDERING INFORMATION

T-46-23-08

Package	Device type	Grade	Level
HM1	65768A	H	-5 : R
	4 k x 4 high speed static RAM		
0 - Chip form		F = 20 ns	-5 : Commercial
1 - Ceramic 20 pins		H = 25 ns	-2 : Military
3 - Plastic 20 pins		K = 35 ns	-8 : Military with B.I.
4 - LCC 20 pins		M = 45 ns	(B.I. = Burn-In)
T - SOIC 20 pins		N = 55 ns	
U - SOJ 20 pins			

Tape and Reel Service

PACKAGE OUTLINE

For the packaging information, refer to chapter 10.

Package reference : Plastic DIL, 300 mils, 20 pins
 SOIC DIL, 300 mils, 20 pins
 Ceramic, 300 mils, 20 pins
 LCC rectangular, 20 pins

BURN-IN SCHEMATICS

