

# BICMOS STATIC RAM 1 MEG (256K x 4-BIT)

### PRELIMINARY IDT71B028

### **FEATURES:**

- 256K x 4 advanced high-speed BiCMOS static RAM
- · Equal access and cycle times
  - Commercial: 15/17ns
- · One Chip Select plus one Output Enable pin
- · Bidirectional data Inputs and outputs directly TTL-compatible
- · Low power consumption via chip deselect
- · Available in 28-pin Plastic DIP and Plastic SOJ packages


#### **DESCRIPTION:**

The IDT71B028 is a 1,024,576-bit high-speed static RAM organized as 256K x 4. It is fabricated using IDT's high-perfomance, high-reliability BiCMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for high-speed memory needs.

The IDT71B028 has an output enable pin which operates as fast as 6ns, with address access times as fast as 15ns. All bidirectional inputs and outputs of the IDT71B028 are TTL-compatible and operation is from a single 5V supply. Fully static asynchronous circuitry is used, requiring no clocks or refresh for operation.

The IDT71B028 is packaged in 28-pin 400 mil Plastic DIP and 28-pin 400-mil Plastic SOJ packages.


### **FUNCTIONAL BLOCK DIAGRAM**



The IDT Logo is a registered trademark of Integrated Device Technology, Inc.

SEPTEMBER 1992

### PIN CONFIGURATION



### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧
Та	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
TstG	Storage Temperature	-55 to +125	°C
Рт	Power Dissipation	1.0	W
lout :	DC Output Current	50	mΑ

#### NOTES:

2992 thi 02

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 0.5V.

## TRUTH TABLE(1,2)

cs	ŌĒ	WE	1/0	Function
L	اـ	Н	DATAOUT	Read Data
L	Х	L	DATAin	Write Data
L	Н	Н	High-Z	Outputs Disabled
Н	Х	Х	High-Z	Deselected - Standby (IsB)
Vнс(3)	Х	Х	High-Z	Deselected - Standby (IsB1)

NOTES:

2992 tbl 01

- 1. H = V<sub>IH</sub>, L = V<sub>IL</sub>, x = Don't care.
- 2. VLC = 0.2V, VHC = VCC 0.2V.
- 3. Other inputs ≥VHc or ≤VLc.

### **CAPACITANCE**

 $(TA = +25^{\circ}C, f = 1.0MHz, SOJ package)$ 

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
Cin	Input Capacitance	Vin = 3dV	6	pF
CI/O	I/O Capacitance	Vout = 3dV	7	pF

#### NOTE

2992 tbl 03

This parameter is guaranteed by device characterization, but not production tested.

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2	_	Vcc+0.5	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	_	0.8	٧

#### NOTE:

2992 tbl 04

1.  $V \Vdash (min.) = -1.5V$  for pulse width less than 10ns, once per cycle.

### DC ELECTRICAL CHARACTERISTICS

 $Vcc = 5.0V \pm 10\%$ 

			IDT71B028			
Symbol	Parameter	Test Condition	Min.	Max.	Unit	
[lu]	Input Leakage Current	Vcc = Max., Vin = GND to Vcc	_	5	μΑ	
[ILO]	Output Leakage Current	$V_{CC} = Max., \overline{CS} = V_{IH}, V_{OUT} = GND to V_{CC}$		5	μΑ	
Vol	Output Low Voltage	IOL = 8mA, VCC = Min.	-	0.4	V	
Vон	Output High Voltage	IOH = -4mA, Vcc = Min.	2.4		V	

2992 tbl 05

.

2992 tbl 06

## DC ELECTRICAL CHARACTERISTICS(1)

 $(VCC = 5.0V \pm 10\%, V_{LC} = 0.2V, V_{HC} = V_{CC} - 0.2V)$ 

		71B0	71B028S15		71B028S17	
Symbol	Parameter	Com'i.	Mil.	Com'l.	Mil.	Unit
lcc	Dynamic Operating Current, CS2 ≥ V <sub>IH</sub> and CS1 ≤ V <sub>IL</sub> , Outputs Open, V <sub>CC</sub> = Max., f = f <sub>M</sub> ax <sup>(2)</sup>	190		180	_	mA
Isa	Standby Power Supply Current (TTL Level)  CS1 ≥ ViH or CS2 ≤ ViL, Outputs Open,  Vcc = Max., f = fmax <sup>(2)</sup>	55		50	_	mA
ISB1	Full Standby Power Supply Current (CMOS Level)  CS1 ≥ VHc or CS2 ≤ VLc Outputs Open,  Vcc = Max., f = 0 <sup>(2)</sup> , VIN ≤ VLc or VIN ≥ VHc	40	_	40	-	mA

#### NOTES:


1.All values are maximum guaranteed values.

2.fmax = 1/tnc (all address inputs are cycling at fmax); f = 0 means no address input lines are changing.


### **AC TEST CONDITIONS**

,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	The second secon
Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1, 2, and 3

2992 tbl 07



2992 drw 03



\*Including jig and scope capacitance.

Figure 1. AC Test Load

Figure 2. AC Test Load (for tclz, tolz, tchz, tohz, tow, and twhz)




Figure 3. Lumped Capacitive Load, typical Derating

### AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%)


		71B0	71B028S15		71B028S17	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
Read Cycle						
trc	Read Cycle Time	15	_	17		ns
taa	Address Access Time	_	15	_	17	ns
tacs	Chip Select Access Time	_	15		17	ns
tcLZ <sup>(1)</sup>	Chip Select to Output in Low-Z	3	_	3	_	ns
tcHZ <sup>(1)</sup>	Chip Deselect to Output in High-Z	0	8	0	8	ns
toe	Output Enable to Output Valid	_	8		9	ns
toLZ <sup>(1)</sup>	Output Enable to Output in Low-Z	0		0	_	ns
tonz <sup>(1)</sup>	Output Disable to Output in High-Z	0	7	0	7	ns
ton	Output Hold from Address Change	4	Γ_	4		ris
tPU <sup>(1)</sup>	Chip Select to Power Up Time	0	_	0	_	ns
tPD <sup>(1)</sup>	Chip Deselect to Power Down Time		15		17	ns
Write Cycle				·		
twc	Write Cycle Time	15		17	_	ns
taw	Address Valid to End of Write	12	<u> </u>	12		ns
tcw	Chip Select to End of Write	12	_	12	_	ns
tas	Address Set-up Time	0		0	_	ns
twp	Write Pulse Width	12		12	_	ns
twn	Write Recovery Time	0	_	0		ns
tow	Data Valid to End of Write	8	_	9	_	ns
<b>t</b> DH	Data Hold Time	0	_	0		ns
tow <sup>(1)</sup>	Output Active from End of Write	3	_	3	_	ns
twHZ <sup>(1)</sup>	Write Enable to Output in High-Z	0	8	0	8	ns

NOTE:


2992 tbl 08

<sup>1.</sup> This parameter guaranteed with the AC load (Figure 2) by device characterization, but is not production tested.

# TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>



# TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1,2,4)</sup>




#### NOTES:


- 1. WE is HIGH for Read Cycle.
- 2. Device is continuously selected, CS is LOW.
- Address must be valid prior to or coincident with the later of  $\overline{\text{CS}}$  transition LOW; otherwise tax is the limiting parameter.  $\overline{\text{OE}}$  is LOW.
- 5. Transition is measured ±200mV from steady state.

# 8

# TIMING WAVEFORM OF WRITE CYCLE NO.1 (WE CONTROLLED TIMING)(1,2,3,5)



# TIMING WAVEFORM OF WRITE CYCLE NO.2 (CS CONTROLLED TIMING)(1,2,5)



#### NOTES:

- 1. WE or CS must be HIGH during all address transitions.
- 2. A write occurs during the overlap of a LOW CS and a low WE.
- 3. OE is continuously HIGH. If during a WE controlled write cycle OE is LOW, twp must be greater than or equal to twnz + tow to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the minimum write pulse is the specified twp.
- 4. During this period, I/O pins are in the output state, and input signals must not be applied.
- 5. If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high impedance state.
- 6. Transition is measured ±200mV from steady state.

#### ORDERING INFORMATION

