QUALIFICATION REQUIREMENTS REMOVED MIL-M-38510/220A(USAF) 15 November 1983 SUPERSEDING MIL-M-38510/220(USAF) 26 March 1979

MILITARY SPECIFICATION

MICROCIRCUITS, DIGITAL, 8192 BIT, MOS, ULTRAVIOLET ERASABLE PROGRAMMABLE READ-ONLY MEMORY (EPROM) MONDLITHIC SILICON

This specification is approved for use by Rome Air Development Center, Department of the Air Force, and is available for use by all Departments and Agencies of the Department of Defense.

1. SCOPE

- 1.1 Scope. This specification covers the detail requirements for monolithic, silicon, N-channel MOS erasable programmable read-only memory microcircuits which employ the ultraviolet light erasing technique. One product assurance class and a choice of case outlines and lead finishes are provided and are reflected in the complete part number.
- 1.2 Part number. The part number shall be in accordance with MIL-M-38510 except the "JAN" or "J" certification shall not be used.
 - 1.2.1 Device type. The device type shall be as follows:

Device type

Circuit

0.1

1024 X B Bit EPROM

- 1.2.2 Device class. The device class shall be the product assurance level as defined in MIL-M-38510.
 - 1.2.3 Case outline. The case outline shall be designated as follows:

Outline letter

Case outline (see MIL-M-38510, appendix C)

D-3 (24-lead, 1/2" X 1-1/4" dual-in-line package) 1/2

1.3 Absolute maximum ratings.

Supply voltage, V_{CC} $\frac{2}{2}$ Supply voltage, V_{DD} $\frac{2}{2}$	0.3 to 20 V
Supply voltage, VSS 2/ All input voltages (except program CS (PE)) 2/	and
Program input, 2/	0.3 to 35 Y

Beneficial comments (recommendations, additions, deletions) and any pertinent data which may be of use in improving this document should be addressed to: Rome Air Development Center (RBE-2), Griffis AFB, NY 13441, by using the self-addressed Standardization Document Improvement Proposal (DD Form 1426) appearing at the end of this document or by letter.

 $[\]underline{1}$ / Lid shall be transparent to permit ultraviolet light erasure.

^{2/} Under absolute maximum ratings, voltage values are with respect to the most negative supply voltage, $v_{\rm BB}$ (substrate), unless otherwise noted. Throughout the remainder of this data sheet, voltage values are with respect to $v_{\rm SS}$.

Output voltage (operating, with respect to	
VSS) 2 to 7 V Operating free-air temperature range 55°C to +100	
aparagram are	3/
Storage temperature range	, L
Thermal resistance, junction-to-case BJC = 30°C/W Maximum power dissipation, Pp 4/ 1.8 watts dc	
Maximum junction temperature $ -$	

1.4 Recommended operating conditions.

2. APPLICABLE DOCUMENTS

2.1 Government specifications and standards. Unless otherwise specified, the following specifications and standards, of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this specification to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510 - Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

(Copies of specifications, standards, handbooks, drawings, and publications required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting officer.)

- 2.2 Order of precedence. In the event of a conflict between the text of this specification and the references cited herein, the text of this specification shall take precedence.
 - 3. REQUIREMENTS
- 3.1 Detail specifications. The individual item requirements shall be in accordance with MIL-M-38510, and as specified herein.
- 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in NIL-M-38510, and herein.
- 3.2.1 Terminal connections. Terminal connections shall be as specified on figure

^{3/} For application when sustained temperature excursions greater than 100°C will occur, periodic reprogramming is recommended.

^{4/} Must withstand the added PD due to short circuit test (e.g. IOS).

- 3.2.2 Truth table.
- 3.2.2.1 Unprogrammed or erased devices. The truth table for unprogrammed devices shall be as specified on figure 2.
- 3.2.2.2 <u>Programmed devices</u>. The requirements for supplying programmed devices are not part of this specification.
- 3.2.3 Functional block diagram. The functional block diagram shall be as specified on figure 3.
- 3.2.4 <u>Schematic circuits</u>. The schematic circuits shall be submitted to the qualifying activity as a prerequisite for qualification. All manufacturer's schematics shall be maintained and available upon request.
- 3.2.5 Case outlines. Case outlines shall be in accordance with MIL-M-38510 and 1.2.3 herein.
- 3.3 Lead material and finish. Lead material and finish shall be in accordance with MIL-M-38510 (see 5.5).
- 3.4 <u>Electrical performance characteristics</u>. The electrical performance characteristics are as specified in table I, and apply over the full recommended case operating temperature range, unless otherwise specified.
- 3.5 <u>Electrical test requirements</u>. Electrical test requirements shall be as specified in table III. The subgroups of table III which constitute the minimum electrical test requirements for acreening and quality conformance, by device class, are specified in table II.
- 3.6 Marking. Marking shall be in accordance with MIL-M-38510. At the option of the manufacturer, marking of the country of origin may be omitted from the body of the microcircuit, but shall be retained on the initial container. The "JAN" or "J" certification mark shall not be used.
- 3.7 Processing EPRONS. All testing requirements and quality assurance provisions herein shall be satisfied by the manufacturer prior to delivery.
- 3.7.1 Erasure of EPROMS. When specified, devices shall be erased in accordance with the procedures and characteristics specified in 4.8.
- 3.7.2 <u>Programmability of EPROMS</u>. When specified, devices shall be programmed to the specified pattern using the procedures and characteristics specified in 4.7 and table IV.
- 3.7.3 <u>Verification of erasure or programmability of EPROMS</u>. When specified, devices shall be verified as either programmed to the specified pattern or erased. As a minimum, verification shall consist of performing a functional test (subgroup 7) to verify that all bits are in the proper state. Any bit that does not verify to be in the proper state shall constitute a device failure, and shall be removed from the lot.
- 3.8 Microcircuit group assignment. The devices covered by this specification shall be in microcircuit group number 27 (see MIL-M-38510 appendix E).
- 3.9 Manufacturer eligibility. To be eligible to supply microcircuits to this specification a manufacturer shall have a manufacturer certification in accordance with MIL-M-38510 for at least one line, not necessarily the line producing the device type described herein.
- 3.10 Certification. Certification in accordance with MIL-M-38510 is not required for this device.
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with MIL-M-38510 and methods 5005 and 5007 of MIL-STD-883, except as modified herein.

TABLE I. Electrical performance characteristics. 1/

		Conditions	Li	Unit	
Test	Symbol	Unless otherwise specified, T _C = -55°C to +100°C	Min	Max	
High level output voltage	^V 0Н1	V _{CC} = 4.5 Y, V _{BB} = -4.5 Y, V _{DD} = 10.8 Y, V _{IN} = 2.4 Y, I _{OH} = -100 µA, V _{SS} = GND	3.7	 	Volts
High level output voltage	V _{OH2}	V _{CC} = 4.5 V, V _{BB} = -4.5 V, V _{DD} = 10.8 V, V _{IN} = 2.4 V, I _{DH} = -1.0 mA, V _{SS} = GND	2.4	! 	Volts
Low level output voltage	V _{OL}	V _{CC} = 5.5 V, V _{BB} = -5.5 V, V _{DD} = 13.2 V, V _{IN} = 0.65 V, I _{OL} = 1.6 mA, V _{SS} = GND		0.45	Volts
Output leakage current	I _{LO} <u>2</u> /			10	μ A μ
High level input current	IIH	Address and program enable $(\overline{CS}(PE))$, $ V_{CC} = 5.5 \text{ V}$, $V_{BB} = -5.5 \text{ V}$, $V_{DD} = 13.2 \text{ V}$, $V_{IN} = 5.5 \text{ V}$, $V_{SS} = \text{GND}$, $ P = \text{GND}$		10 	μ Α
Low level input current	IIL	Address and program enable (TS(PE)), V _{CC} = 5.5 V, V _{BB} = -5.5 V, V _{DD} = 13.2 V, V _{IN} = 0.65 V, V _{SS} = GND, P = GND		10	μ Α
Output short circuit current	1 _{0\$} <u>3</u> /	V _{CC} = 5.5 V, V _{BB} = -5.5 V, V _{DD} = 13.2 V, CS(PE) = 0.65 V, V _{IN} = 2.4 V, V _{OUT} = GND, V _{SS} = GND		-30 	mA
Supply currents	IDO	V _{CC} = 5.5 V, V _{BB} = -5.5 V,		80	mA ·
	Icc	$V_{DD} = 13.2 \text{ V, } V_{IN} = 2.4 \text{ V,}$		15	mA
	IBB	CS(PE) = GND, Outputs = open, V _{SS} = GND		60	mA.
Propagation delay times				!	
CS(PE) to unprogrammed outputs	tpZH	Y _{CC} = 5.5 Y, Y _{BB} = -5.5 Y,	20	160	ns i
	t _{PHZ}	 See figure 4. (CS(PE) = GND for tplH and tpHL only)	20	160	ns
CS(PE) to programmed outputs	tp <u>ZL</u>		20	160	ns
	EPLZ		20	160 !	ns 1

See footnotes at end of table.

TABLE I. Electrical performance characteristics 1/ - Continued.

		Conditions	Lie	its	11-44
Test	Symbol .	Unless otherwise specified, T _C = -55°C to +100°C	Min	Max	Un1t
Propagation delay times			75	450	ns
Address inputs to outputs (access time)	t _{PLH}	YCC = 5.5 V, VBB = -5.5 V, VDB = 13.2 V, VSS = GND, CL = 100 PF	i		
0800003 (400003 0	tpHL	120 ns	75	450	ns
Read cycle time	[‡] c(rd)	See figure 4. (CS(PE) = GND for tpLH and tpHL only)	450		ns
Output invalid from address change	t _{PVX}	 	0		ns
CS(PE) to unprogrammed outputs	tpZH		20	160	ns
	tpHZ		20	160	ns
CS(PE) to programmed outputs	tpZL		20	160	ns
outputs	tpLZ	100 pF, tr(cs) = tr(ad) = 20 ns, See figure 4. (CS(PE) = GND for tp _{LH} and tp _{HL}	20	160	ns
Address inputs to out-	tpLH	only)	75	450	ns
puts (access time)	tpHL		75	450	ns
Read cycle time	tc(rd)		450		пѕ
Output invalid address change	tpyx	_	0		ns

^{1/} DC and read mode.

^{2/} Connect all address inputs and the $\overline{\text{CS}}(\text{PE})$ input to V_{IH} and measure I_{LO} with the output under test connected through a current meter to the voltage specified.

 $^{^{3/}}$ Condition the address inputs to set the output under test indicated "H" per the checkerboard truth table to its high voltage state and measure $^{1}_{0S}$ with the output under test connected to a ground through a current meter.

- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following conditional criteria shall apply:
 - a. Burn-in test (method 1015 of MIL-STD-883). Test condition D or E using the circuits shown on figure 5, or equivalent.
 - b. Interim and final electrical test parameters shall be as specified in table II. except interim electrical parameters test prior to burn-in is optional at the discretion of the manufacturer.
 - c. Percent defective allowable (PDA). The PDA for class B devices shall be 10 percent based on failures from group A, subgroups 1 and 7, test after cooldown as final electrical test in accordance with method 5004 of MIL-STD-883, and with no intervening electrical measurements. If interim electrical parameter tests are performed prior to burn-in, failures resulting from pre-burn-in screening may be excluded from the PDA. If interim electrical parameter tests prior to burn-in are omitted, then all screening failures shall be included in the PDA. The verified failures of group A, subgroups 1 and 7, after burn-in divided by the total number of devices submitted for burn-in in that lot shall be used to determine the percent defective for that lot, and the lot shall be accepted or rejected based on the PDA for the applicable device class.
 - d. A programmability test shall be performed when programming the devices using an LTPD of 10.
 - A bit retention test shall be performed prior to burn-in and shall consist of the following:
 - Program all devices with the complement of the binary count pattern (see 3.7.2 and 4.3d).
 - 2. Verify pattern (see 3.7.3).
 - Remove all device terminal connections (including supply voltages).
 - 4. Perform a high temperature storage for 48 hours at 150°C.
 - 5. Restore device terminal connections.
 - 6. Verify pattern (see 3.7.3).
 - 7. Erase the pattern and program, devices with a binary count pattern (see 3.7.2).
 - 8. Verify pattern (see 3.7.3).
 - 9. Burn-in (see 4.3a).
 - 10. Verify pattern (see 3.7.3) at 25°C, and at 125°C.
 - f. After completion of all testing, the devices shall be erased and verified prior to delivery (except devices submitted for groups A, B, C, and D testing).
 - 4.3 Qualification inspection. Qualification inspection is not required.
- 4.4 Quality conformance inspection. Quality conformance inspection shall be in accordance with MIL-M-38510. Inspections to be performed shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, and D inspections (see 4.4.1 through 4.4.4). Generic test data may be used to satisfy the requirements for group C and D inspections (see 6.7).

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (see table III)
test requirements	Class B devices
Interim electrical parameters (pre burn-in) (method 5004)	1
Final electrical test parameters (method 5004)	1*,2,3,7*,9
Group A test requirements (method 5005)	1,2,3,7,8, 9,10,11
Group C end point electrical parameters (method 5005)	1,2,3,7,8
Additional electrical subgroups for group C periodic inspection	None
Group D end point electrical parameters (method 5005)	1,2,3,7,8

NOTES:

- (*) indicates PDA applies to subgroup 1 and 7 (see 4.2c).
 Any or all subgroups may be combined when using high-speed testers.
 Subgroup 7 and 8 shall consist of verifying the binary count pattern.
 For all electrical tests, the device shall be programmed to the pattern specified.
- 4.4.1 Group A inspection. Group A inspection shall be in accordance with table I method $50\overline{05}$ of MIL-SID-883 and as follows:
 - a. Tests shall be as specified in table II.
 - Subgroup 4, 5, and 6 of table I of method 5005 of MIL-STD-883 shall be omitted.
 - All devices selected for testing shall be programmed with a binary count pattern. After completion of all testing the devices shall be erased and verified (except devices submitted for group B, C, and D testing).
- Group B inspection shall be in accordance with table II 4.4.2 Group B inspection. of method 5005 of MIL-STD-883.
 - a. All devices selected for testing shall be programmed with a binary count pattern. After completion of all testing, the devices shall be erased and verified (except devices submitted for group C and D testing).
 - b. A special subgroup shall be added using an LTPD of 15 for classes S, B, and C. This subgroup shall consist of a high voltage test of the input protection circuits, VZAP (see 4.9).

		(TOP VIEW)	
۸7	ı		24	vcc
٧6	2		23	AB
A 5	3		22	Ag
A4	4		21	V _{BB}
Λ3	5		20	CS(PE)
A 2	6		19	V _{DD}
A	7		18	PROGRAM
Ao	В		17	08
01	9		16	07
02	10		15	06
03	П		14	05
v _{ss}	12		13	04

FIGURE 1. <u>Terminal connections</u>.

Truth table (unprogrammed) 1/

	T		Inputs	Outputs 2/
Word number	Program	CS(PE)	AgA8A7A6A5A4A3A2A1A0	Q ₈ Q ₇ Q ₆ Q ₅ Q ₄ Q ₃ Q ₂ Q ₁
X	Yss	L	← × →	HHHHHHH
x	V _{SS}	н	×	4HI-Z


MOTES:

1/ Positive logic: H = high logic level, L = low logic level,

X = irrelevant, HI-Z = high-impedance state.


2/ Outputs have internal active pull-ups.

FIGURE 2. Truth table (unprogrammed devices).



NOTES:
1. A_0 = least significant address bit; A_g = most significant address bit.
2. 0_1 = least significant data output bit; 0_8 = most significant data output bit.

FIGURE 3. Functional block diagram.



NOTES: 1. $C_L = 100$ pF and includes jig and probe capacitance. 2. $Z_1 = 5400$ TTL gate or equivalent.

FIGURE 4. Propagation delay time test circuit and waveforms.





FIGURE 4. Propagation delay time test circuit and waveforms - Continued.



NOTES: 1. R1 thru R8 = 3.6 k Ω ±5.0% when $\overline{\text{CS}}(\text{PE})$ input is pulsed:


= 1.0 k Ω ±5.0% when $\overline{\text{CS}}(\text{PE})$ is at $V_{\text{IH}} \geq 2.4~\text{V}$

2. Input signal characteristics: amplitude: $V_{IH} \ge 2.4 \text{ V}$, $V_{IL} \le 0.4 \text{ V}$; duty cycle = 50%; $t_{THL} = t_{TLH} \le 100 \text{ ns}$ and the following PRR (±20%):

Input	PRR	Input	PRR
A ₀	16 kHz $\leq f_0 \leq 100$ kHz $f_0 \div 2$	A ₇ A ₈	$f_0 \div 128$ $f_0 \div 256$
A ₂ A ₃	$f_0 \div 4$ $f_0 \div 8$	A ₉ CS	f ₀ ÷ 512 f0 ÷ 1024 (pulse mode)
A ₄ A ₅	$f_0 \div 16$ $f_0 \div 32$	or CS (PE)= V _{IH} (de-select mode)
A 6	f ₀ ÷ 64	. ** (ne\ 4	nulend or at V

3. Device under test may be operated with $\overline{\text{CS}}(\text{PE})$ input pulsed or at V_{IH} .

FIGURE 5. Burn-in and operation life test circuit.



NOTES:

- 1. The CS(PE) transition must occur after the program pulse transition and before the
- address transition.
 2. See 4.7 herein for programming procedure.

FIGURE 6. Programming waveforms.

, ,
-
-
-
-
-
5.5 v
5.5
-
_
-
-
8 3

15

PECFECATION

Γ	7-													
1.	یای	3-		 										
		=-		ļ <u> </u>										-
	ن زو													-
		3 3	. 2. 9	مي مي حي إ	∢√.	٠	ر رواع	٠,٠	ر مر ہ	^ - -	سے س ے ہ	€ م	د حر	
Z	T	- 5										- 10		-
<u> </u>	-8			 										
ສ	مر	- ·						5.5 v						<u>ا جا</u>
	Π			!										7
2	Ŀ						5.5	- 1					\$	m =
2	,#	: —												-
	5	-												
2	(S(M)	3	_				5.5 7							1 2 3
2	,B	<u> </u>										•		-
	-													
=	•	8											_	
=	9		1.5.					+						
\vdash	4			· · · · · · · · · · · · · · · · · · ·									1	
2	~		2					T					1	
-	+													
=	,	\$ 5.5	i i										j I	
z	,	\$ 5.5	+										-	
-	+							4					j	
2	7													
≈ .	×	8-						+-					+	
	+		-T										+	1 8
= -	5		- 1											
2 2	,			··				+						
7	4													8
• 6	-													
+,								1					10	
= -2		<u> </u>			_	5.5 4		1			8.		=	-
~ ~	-	>	-					:			re.		+	<u> </u>
╁	╁╴					; 					3			
- -		>			5.5 4					8.			7	4
		<u> </u>			5.5			 		-			┿	
-	-				3			!		2.0		_		>
- -	:		- ►Í	5.5 v				1	8.				J.	
٠ ٧	[:		•	5.5 y									+	
+									ş				1	ų
م.			-	5.5				9.65 V					>	Ŋ,
احد ا	2		4 5°5					Š.					7	
-	_		- -					<u>. </u>					<u> </u>	
i	R	8 #	2 2	* * * :			8 3	# £	* =	.	3	2 %		_
							1	•		•		~ »	*	*
= 1			98 -										 	\dashv
61			N.		_							-	Ē	Ē
Į	•		= _E -											
]					_=					2 >	,
	_	<u>. </u>												7
1		<u>. </u>												•
	_													- 1


16

rott ill. Gray. A ingenties - turtimed.

1			5					_	J	Τ	T		П	8	_		_		•				
	-		Ŗ.			<u> </u>		: [_			٦ -		_		-				
į							_	1			_	_	1 1		_			_					
_	I		3	<i>3</i> 3	.		8	B				=		į	-				•				
z		8	5.5 V					_	•			Þ		2	-				-				
_	<u>.</u>		<u></u>				7.	3	2			⊅ i	7	:				_	•				
-	+-	+					_				1	À	7	:	<u></u>				-	1			
2	ì		<u>-</u>			_	2	2	2		ŀ	_	-	۲.	-					1			
	4	4	7				#	7				34	-	Ľ						4			
1	ļ	8	9			-	8	8	3			>	_	L	_				_	4		1	
:	١,	3						_	-			>			>				_				
-	3	+					8		8			>	,		8				-	•			
-	+	+				8	> i	٦	y			3		+	<u>></u>			_		•			
	=	•					_	_	Н			_	-	1	_					+			
	2	5			!		30	8	2			3			3 1				_	-			
	2	٠			8		>	>1	3			3		-	y				_	•	١		
	=	<u>ار</u>		8			>,	3 1	>			,	n	1	3					•			
	-	-	_				 	-	-			-			<u> </u>					•			
_	=	*		8			-	; >	3	1		-	ᅱ		_					7			
_	22	1,53	L	8-			+	-	+	1		E			-				_	4			
_	=	8		•			>	1	2			13	^		3			_	_	긔			
	2	8.					3	1 3	, >	,		:	N N		3				_	•			
-			-					<u>-</u> -	7 3	,			2		3	h —			_	•			
-		-	\vdash				+	4		1		}	\exists		-				_	•			
	-		_	<u> </u>				_		_		ŀ	×	نر بخ	H					_	'		
	-	4	-	<u>></u>			•				اخ		36	1	L		_	_	_	_	Ľ	١.	
		. 2	1	à			•					-	>	1. * +100'C	1	>		_		•	1, among 1 _C - 100°C.		
1		+	+				_					Marca	3 0	. 1.	1	> 1	_	_		+	*		
-	_	^ ~	+-					-	_				3 70	9	+	<u></u>		_				ŀ	
	_	+	╅	<u> </u>				٠ <u>٠</u>	2.47 2.47 2.47	2.4 9 2.4 9 2.4 4 2.4		-	>	ì			_			_	1	1	
	_	- -	r	<u> </u>			-	2.4 7 2.4 7	3		2	1		1	<u> </u>						1	1	
		~	مر	>-			•	3	2			and ts	8	į	1	>-		_		_	1		
				>			•	3.	2.5	3	i	Ī	æ	١		<u>~</u> _	_	_	_	<u></u>			
	۲	ـــــــــــــــــــــــــــــــــــــ	+			. a	B		3			į				B \$. 2		: 2			
		ğ á		3 2	\$ [•	•			5	1	_								4		
	F	١٩	1					-		ı	Sam tacts, terrified confities and limits as for subgress I.	tame teets, terminel conditions and Ituits as for subgroup l.	i		5						derreiten von an abbeiten an anderen a		
	L	Ì	1	1-			_	-	-	_	T Table	tests	1	-			.	<u>.</u>	=	5			
		1		` ₹ ≫			-	.38	ع_		1	3		Ц	,			Ē.	<u>, </u>	. F.	-		
	+			16-3						_	~	_	-		•	1g - 3g				_	.	R	
	-			-7-						•	ı	1	1 '			١ :	,				- 1		

- 4.4.3 Group C inspection. Group C inspection shall be in accordance with table II of method 5005 of MIL-STD-883 and as follows:
 - a. End point electrical parameters shall be as specified in table II.
 - b. Steady state life test (method 1005 of MIL-STD-883) conditions:
 - Test condition D or E using the circuit shown on figure 5, or equivalent.
 - 2. $T_A = +100$ °C, minimum.
 - Test duration: 1000 hours, except as permitted by appendix B of MIL-M-38510 and method 1005 of MIL-STD-883.
 - 4. All devices selected for testing shall be programmed with a binary count pattern. After completion of all testing, the devices shall be erased and verified (except devices submitted for group D testing).
 - c. A reprogrammability test shall be added to group C inspection prior to performing the steady state life test (see 4.4.3b). The devices to be submitted to the steady state life testing shall be subjected to the following tests and examinations:
 - Each device in the sample shall be subjected to a minimum of 50 program and erase cycles. Each cycle shall consist of the following steps:
 - a. Program all devices with a binary count pattern.
 - b. Verify pattern (see 3.7.3).
 - c. Erase (see 3.7.1).
 - d. Verify pattern (see 3.7.3).
- 4.4.4 <u>Group D inspection</u>. Group D inspection shall be in accordance with table IV of method 5005 of MIL-STD-883 and as follows:
 - a. End point electrical parameters shall be as specified in table II.
 - b. All devices selected for testing shall be programmed with a binary count pattern. After completion of all testing the devices shall be erased and verified.
- 4.5 <u>Methods of inspection</u>. Methods of inspection shall be as specified in the appropriate tables and as follows:
- 4.5.1 <u>Voltage and current</u>. All voltages given are referenced to the microcircuit ground terminal. Currents given are conventional current and positive when flowing into the referenced terminal.
- 4.6 Packing inspection. The sampling and inspection of the preservation-packaging, packing and container marking shall be in accordance with the requirements of MIL-M-38510, except that the rough-handling test shall not apply.
- 4.7 <u>Programming procedure</u>. The following procedures shall be followed when programming and verification testing is performed. The waveforms and timing relationships shown in figure 6 and the test conditions and limits specified in table IV shall be adhered to.
 - a. Initially, and after each erasure, all bits are in the "H" state (output high). Information is introduced by selectively programming "L" into the desired bit locations. A programmed "L" can only be changed to an "H" by ultraviolet light erasure.

- b. The circuit is set up for programming operation by raising the $\overline{\text{CS}(\text{PE})}$ input (pin 20) to +12 V. The word address is selected in the same manner as in the read mode. Data to be programmed, 8-bits in parallel, are presented to the data lines (Q1-Q8). Logic levels for address and data lines, and the supply voltages are the same as for the read mode. After address and data set up, one program pulse per address is applied to the program input (pin 18). One pass through all addresses is defined as a program loop. The number of loops (N) required is a function of the program pulse width (tpW) according to N \times tpW \geq 100 ms.
- c. The width of the program pulse is from 0.1 to 1 ms. The number of loops (N) is from a minimum of 100 (tpW = 1 ms) to greater than 1,000 (tpW = 0.1 ms). There must be N successive loops through all 1,024 addresses. It is not permitted to apply N program pulses to an address and then change to not permitted to apply N program pulses to an address and then change to the next address to be programmed. Caution should be observed regarding the next address to be programmed. The TS(PE) falling edge transition must the end of a program sequence. The TS(PE) falling edge transition must occur before the first address transition when changing from a program to a occur before the first address transition when changing from a program to a read cycle. The program pin should also be pulled down to VILP with an read cycle. The program pin should also be pulled down to Silp with an active instead of a passive device. This pin will source a small amount of current (IILP) when CS(PE) is at VIHW (12 V) and the program pulse is at VILP.
- d. Programming examples (using N x tpW \geq 100 ms):
 - Example 1: All 8,192 bits are to be programmed with a 0.5 ms program pulse width. The minimum number of program loops is 200. One program loop consists of words 0 to 1,023.
 - Example 2: Words O to 100 and 500 to 600 are to be programmed. All other bits are "don't care". The program pulse width is 0.75 ms. The minimum number of program loops is 133. One program loop consists of words O to 1,023. The data entered into the "don't care" bits should be all H's.
 - Example 3: Same requirements as example 2 but the PROM is now to be updated to include data for words 750 to 770. The minimum number of program loops is 133. One program loop consists of words 0 to 1,023. The data entered into the "don't care" bits should be all H's. Addresses 0 to 100 and 500 to 600 must be reprogrammed with their original data pattern.
- 4.8 Erasing procedure. The device is erased by exposure to high intensity short wave ultraviolet light at a wavelength of 253.7 nm. The recommended integrated dose (i.e., UV intensity x exposure time) is $15~\text{W-s/cm}^2$. An example of an ultraviolet source which can erase the device in 30 minutes is the model S52 short wave ultraviolet lamp. The lamp should be used without short wave filters and the EPRDM should be placed about 1 inch away from the lamp tubes. After erasure all bits are in the high state.
- 4.9 <u>High voltage (Yzap) test of input protection circuits</u>. One input terminal of the device under test (DUT) shall be subjected to a voltage pulse of 150 volts from a 100-picofarad source in the following test sequence:
 - a. Measure I_{IH} and I_{IL} at one input terminal of the DUT at 25°C. Also measure I_{BB} at 25°C. These measurements shall be made in accordance with table III herein. The test limits for a single terminal measurement of I_{IH} and I_{IL} shall be $\pm 10~\mu A$, maximum.
 - b. In the circuit below, charge the capacitor to -150 V. Then, using the same terminal of the device as selected above for leakage measurements, switch the capacitor to discharge into the device terminal. Then repeat the procedure with +150 V. (See figure 7).
 - c. Within 24 hours, repeat the I_{BB} measurement and I_{TH} and I_{TL} measurements on the same terminal as performed above. At this time a DUT exhibiting leakage currents in excess of the specified limits is defective.



 R_1 = Appropriate current-limiting resistance R_2 = 1.5 k Ω ±5%. C1 = 100 pF ±20%. Power supply voltage = $V_{\rm zap}$ = +150 Vdc and -150 Vdc.

FIGURE 7. High voltage (V_{ZAP}) test.

TABLE IV. Programming characteristics.

Parameter	 Symbol	Conditions	<u>Lim</u> Min	T	Units
		VCC = 5.0 V, VBB = -5.0 V, VDD = 12 V, IVSS = 0 V, VIH = 3.0 V min, VIL = 0.65 IMAX, VIHW (CS(PE)) = 12 V +5%, TC = +25°C			
Program pulse high current	IIHP	V _{IHP} = 26 =1 V		40	mA
Program pulse low current	IILP	VILP = 0 V, VIHP - VILP = 25 V min		3	mA
Address setup	tas	·	10		μ\$
TS(PE) setup	tçşş		10		μ\$
Data setup time	tos		10		μ\$
Address hold time	tAH1/	See figure 6 and 4.7	1		μS
CS(PE) hold	tCH	 	0.5		μs
Data hold time	tDH		1		# 8

See footnote at end of table.

TABLE IV. Programming characteristics - Continued.

Parameter	 Symbol	Conditions	Limits		Units
			Min	Max	
		VCC = 5.0 Y, VBB = -5.0 Y, VDD = 12 Y, VSS = 0 Y, VIH = 3.0 Y min, VIL = 0.65 max, VIHW (CS(PE)) = 12 Y *5%, TC = +25°C	1		
Chip deselect to output float delay	tor	See 4.7	0	120	ns
Program to read delay	tDPR			10	μ\$
Program pulse width	tpw	* i 	0.1	1.0	ms
Program pulse rise time	tpR	See figure 6 and 4.7	0.5	2.0	μ8
Program pulse	tpF		0.5	2.0	μ\$

1/ Minimum time from data input stop to address 1023 change is 0 ns.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510. The devices covered by this specification require electrostatic protection.

6. NOTES

- $6.1~\underline{\text{Notes}}.$ The notes specified in MIL-M-38510 are applicable to this specification.
- 6.2 <u>Intended use</u>. Microcircuits conforming to this specification are intended for use for Government microcircuit applications (original equipment) and logistic purposes.
 - 6.3 Ordering data. The contract should specify the following:
 - a. Complete part number (see 1.2).
 - Requirements for delivery of one copy of the quality conformance inspection data pertinent to the device inspection lot to be supplied with each shipment by the device manufacturer, if applicable.
 - Requirement for certificate of compliance, if applicable.
 - d. Requirements for notification of change of product or process to procuring activity in addition to notification to the qualifying activity, if applicable.
 - e. Requirements for packaging and packing.

- f. Requirements for failure analysis (including required test condition of MIL-STD-883, method 5003), corrective action and reporting of results, if applicable.
- g. Requirements for product assurance options.
- h. Requirements for carriers, special lead lengths or lead forming, if applicable. These requirements shall not affect the part number, unless otherwise specified, these requirements will not apply to direct purchase by or direct shipment to the Government.
- 6.4 Abbreviations, symbols, and definitions. The abbreviations, symbols, and definitions used herein are defined in MIL-STD-1313, MIL-STD-1331, and as follows:

tc(rd)	Read cycle time
tpyx	Output invalid address change
V _{IN}	Yoltage level at an input terminal
I _{IN}	Current flowing into an input terminal

- 6.5 Logistic support. Lead materials and finishes (see 3.3) are interchangeable. Unless otherwise specified, microcircuits procured for Government logistic support will be procured to device class B (see 1.2.2), and lead material and finish C (see 3.3). Longer length and lead forming shall not affect the part number.
- 6.6 <u>Handling</u>. MOS devices must be handled with certain precautions to avoid damage due to accumulation to static charge. Input protective devices have been designed in the chip to minimize the effect of this static buildup. However, the following handling practices are recommended:
 - a. Devices should be handled on benches with conductive and grounded surface.
 - b. Ground test equipment and tools.
 - c. Do not handle devices by the leads.
 - d. Store devices in conductive foam or carriers.
 - e. Avoid use of plastic, rubber, or silk in MOS area.
 - f. Maintain relative humidity above 50 percent, if practical.
- 6.7 Generic test data. Generic test data may be used to satisfy the requirements of 4.4.3. Group C generic test data shall be on date codes no more than one year old and on a die in the same microcircuit group (see appendix E of MIL-M-38510) with the same material, design and process from the same plant as the die represented. Group D (see 4.4.4) generic data shall be on date codes no more than one year old and on the same package type (see terms, definitions, and symbols of MIL-M-38510) and from the same plant as the packaged represented. The vendor is required to retain generic data for a period of not less than 36 months from the date of shipment.
- 6.8 Ordering guidance. Since the qualification and certification requirements have been removed from the specification, orders may be placed immediately.
- 6.9 Changes from previous issue. Asterisks are not used in this revision to identify changes with respect to the previous issue due to the extensiveness of the changes.

6.10 <u>Substitutability</u>. The cross-reference information below is presented for the convenience of users. Microcircuits covered by this specification will functionally replace the listed generic-industry type. Generic-industry microcircuit types may not have equivalent operational performance characteristics across military temperature ranges or reliability factors equivalent to MIL-M-38510 device types and may have slight physical variations in relation to case size. The presence of this information shall not be deemed as permitting substitution of generic-industry types for MIL-M-38510 types or as a waiver of any of the provisions of MIL-M-38510.

Military device type

Generic-industry type

01

2708

Custodian: Air Force - 17

Review activities: Air Force - 11, 19, 85, 99 DLA - ES

Agent: DLA - ES Preparing activity: Air Force - 17

(Project 5962-F647-2)