


TMS28F020 2097152-BIT FLASH MEMORY

SMJS020B – OCTOBER 1994 – REVISED JUNE 1995

- Organization . . . 256K × 8-Bits
- Pin Compatible With Existing 2-Megabit EPROMs
- VCC Tolerance ±10%
- All Inputs/Outputs TTL Compatible
- Maximum Access/Minimum Cycle Time
 - '28F020-10 100 ns
 - '28F020-12 120 ns
 - '28F020-15 150 ns
 - '28F020-17 170 ns
- Industry-Standard Programming Algorithm
- PEP4 Version Available With 168-Hour Burn-In and Choice of Operating Temperature Ranges
- 100000 and 10000 Program/Erase-Cycle Versions Available
- Latchup Immunity of 250 mA on All Input and Output Lines
- Low Power Dissipation (VCC = 5.5 V)
 - Active Write . . . 55 mW
 - Active Read . . . 165 mW
 - Electrical Erase . . . 82.5 mW
 - Standby . . . 0.55 mW (CMOS-Input Levels)
- Automotive Temperature Range
 - 40°C to 125°C



PIN NOMENCLATURE	
A0–A17	Address Inputs
DQ0–DQ7	Inputs (programming)/Outputs
$\bar{E}$	Chip Enable
$\bar{G}$	Output Enable
VCC	5-V Power Supply
VPP	12-V Power Supply
VSS	Ground
W	Write Enable

description

The TMS28F020 flash memory is a 2097152-bit, programmable read-only memory that can be electrically bulk-erased and reprogrammed. It is available in 100000 and 10000 program/erase-endurance-cycle versions.

The TMS28F020 is offered in a 32-lead plastic leaded chip-carrier package using 1,25-mm (50-mil) lead spacing (FM suffix) and a 32-lead thin small-outline package (DD suffix).

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

Copyright © 1995, Texas Instruments Incorporated

7-67


8961725 0085561 300

TMS28F020


2097152-BIT FLASH MEMORY

SMJS020B – OCTOBER 1994 – REVISED JUNE 1995

DD PACKAGE
(TOP VIEW)



device symbol nomenclature




 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

7-88

8961725 0085562 247

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the FM package.



TEXAS
INSTRUMENTS


POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

8961725 0085563 183

TMS28F020
2097152-BIT FLASH MEMORY

SMJS020B – OCTOBER 1994 – REVISED JUNE 1995

functional block diagram



7-70

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

8961725 0085564 01T

operation

The operation of the TMS28F020 is fully summarized in Table 1 with required signal levels shown for each operation. The sections following the table describe operations in detail.

Table 1. Operation Modes

MODE		FUNCTION†						
		V _{PP} ‡ (1)	$\bar{E}$ (22)	$\bar{G}$ (24)	A0 (12)	A9 (26)	$\bar{W}$ (31)	DQ0–DQ7 (13–15, 17–21)
Read	Read	V _{PPL}	V _{IL}	V _{IL}	X	X	V _{IH}	Data Out
	Output Disable	V _{PPL}	V _{IL}	V _{IH}	X	X	V _{IH}	Hi-Z
	Standby and Write Inhibit	V _{PPL}	V _{IH}	X	X	X	X	Hi-Z
	Algorithm-Selection Mode	V _{PPL}	V _{IL}	V _{IL}	V _{IL} V _{IH}	V _{ID}	V _{IH}	Mfr-Equivalent Code 89h Device-Equivalent Code BDh
Read/ Write	Read	V _{PPH}	V _{IL}	V _{IL}	X	X	V _{IH}	Data Out
	Output Disable	V _{PPH}	V _{IL}	V _{IH}	X	X	V _{IH}	Hi-Z
	Standby and Write Inhibit	V _{PPH}	V _{IH}	X	X	X	X	Hi-Z
	Write	V _{PPH}	V _{IL}	V _{IH}	X	X	V _{IL}	Data In

† X can be V_{IL} or V_{IH}.

‡ V_{PPL} ≤ V_{CC} + 2 V; V_{PPH} is the programming voltage specified for the device. For more details, refer to the recommended operating conditions.

read/output disable

When the outputs of two or more TMS28F020s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of other devices. To read the output of the TMS28F020, a low-level signal is applied to $\bar{E}$ and $\bar{G}$. All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these terminals.

standby and write inhibit

Active I_{CC} current can be reduced from 30 mA to 1 mA by applying a high TTL level on $\bar{E}$ or to 100 μA with a high CMOS level on $\bar{E}$. In this mode, all outputs are in the high-impedance state. The TMS28F020 draws active current when it is deselected during programming, erasure, or program/erase verification. It continues to draw active current until the operation is terminated.

algorithm-selection mode

The algorithm-selection mode provides access to a binary code identifying the correct programming and erase algorithms. This mode is activated when A9 is forced to V_{ID}. Two identifier bytes are accessed by toggling A0. All other addresses must be held low. A0 low selects the manufacturer-equivalent code 89h, and A0 high selects the device-equivalent code BDh, as shown in the algorithm-selection mode table below:

IDENTIFIER§	TERMINALS									
	A0	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	HEX
Manufacturer-Equivalent Code	V _{IL}	1	0	0	0	1	0	0	1	89
Device-Equivalent Code	V _{IH}	1	0	1	1	1	1	0	1	BD

§ $\bar{E} = \bar{G} = V_{IL}$, A1–A8 = V_{IL}, A9 = V_{ID}, A10–A17 = V_{IL}, V_{PP} = V_{PPL}.

programming and erasure

In the erased state, all bits are at a logic 1. Before erasing the device, all memory bits must be programmed to a logic 0. Afterward, the entire chip is erased. At this point, the bits, now logic 1s, can be programmed accordingly (refer to the Fastwrite and Fasterase algorithms for further detail).



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

TMS28F020

2097152-BIT FLASH MEMORY

SMJS020B – OCTOBER 1994 – REVISED JUNE 1995

command register

The command register controls the program and erase functions of the TMS28F020. The algorithm-selection mode can be activated using the command register in addition to the method described in the algorithm-selection mode section. When V_{PP} is high, the contents of the command register and the function being performed can be changed. The command register is written to when $\bar{E}$ is low and $\bar{W}$ is pulsed low. The address is latched on the leading edge of the pulse and the data is latched on the trailing edge. Accidental programming or erasure is minimized because two commands must be executed to invoke either operation. The command register is inhibited when V_{CC} is below the erase/write lockout voltage, V_{LKO} .

power supply considerations

Each device should have a 0.1- μ F ceramic capacitor connected between V_{CC} and V_{SS} to suppress circuit noise. Changes in current drain on V_{PP} require it to have a bypass capacitor to V_{SS} as well. Printed-circuit traces for both power supplies should be appropriate to handle the current demand.

Table 2. Command Definitions

COMMAND	REQUIRED BUS CYCLES	FIRST BUS CYCLE			SECOND BUS CYCLE		
		OPERATION†	ADDRESS	DATA	OPERATION†	ADDRESS	DATA
Read	1	Write	X	00h	Read	RA	RD
Algorithm-Selection Mode	3	Write	X	90h	Read	00000 00001	89h BDh
Set-Up-Erase/Erase	2	Write	X	20h	Write	X	20h
Erase Verify	2	Write	EA	A0h	Read	X	EVD
Set-Up-Program/Program	2	Write	X	40h	Write	PA	PD
Program Verify	2	Write	X	C0h	Read	X	PVD
Reset	2	Write	X	FFh	Write	X	FFh

† Modes of operation are defined in Table 1.

Legend:

- EA Address of memory location to be read during erase verify
- RA Address of memory location to be read
- PA Address of memory location to be programmed. Address is latched on the falling edge of $\bar{W}$.
- RD Data read from location RA during the read operation
- EVD Data read from location EA during erase verify
- PD Data to be programmed at location PA. Data is latched on the rising edge of $\bar{W}$.
- PVD Data read from location PA during program verify



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

command definitions

read command

Memory contents can be accessed while V_{PP} is high or low. When V_{PP} is high, writing 00h into the command register invokes the read operation. When the device is powered up, the default contents of the command register are 00h and the read operation is enabled. The read operation remains enabled until a different valid command is written to the command register.

algorithm-selection-mode command

The algorithm-selection mode is activated by writing 90h into the command register. The manufacturer-equivalent code (89h) is identified by the value read from address location 00000h, and the device-equivalent code (BDh) is identified by the value read from address location 00001h.

set-up-erase/erase commands

The erase algorithm begins with $\bar{E} = V_{IL}$, $\bar{W} = V_{IL}$, $\bar{G} = V_{IH}$, $V_{PP} = V_{PPH}$, and $V_{CC} = 5\text{ V}$. To enter the erase mode, write the set-up-erase command, 20h, into the command register. Writing a second erase command, 20h, into the command register invokes the erase operation. The erase operation begins on the rising edge of $\bar{W}$ and ends on the rising edge of the next $\bar{W}$. The erase operation requires 10 ms to complete before the erase-verify command, A0h, can be loaded.

Maximum erase timing is controlled by the internal stop timer. When the stop timer terminates the erase operation, the device enters an inactive state and remains inactive until a command is received.

erase-verify command

All bytes must be verified following an erase operation. After the erase operation is complete, an erased byte can be verified by writing the erase-verify command, A0h, into the command register. This command causes the device to exit the erase mode on the rising edge of $\bar{W}$. The address of the byte to be verified is latched on the falling edge of $\bar{W}$. The erase-verify operation remains enabled until a command is written to the command register.

To determine whether or not all the bytes have been erased, the TMS28F020 applies a margin voltage to each byte. If FFh is read from the byte, all bits in the designated byte have been erased. The erase-verify operation continues until all of the bytes have been verified. If FFh is not read from a byte, an additional erase operation must be executed. Figure 1 shows the combination of commands and bus operations for electrically erasing the TMS28F020.

set-up-program/program commands

The programming algorithm begins with $\bar{E} = V_{IL}$, $\bar{W} = V_{IL}$, $\bar{G} = V_{IH}$, $V_{PP} = V_{PPH}$, and $V_{CC} = 5\text{ V}$. To enter the programming mode, write the set-up-program command, 40h, into the command register. The programming operation is invoked by the next write-enable pulse. Addresses are latched internally on the falling edge of $\bar{W}$, and data is latched internally on the rising edge of $\bar{W}$. The programming operation begins on the rising edge of $\bar{W}$ and ends on the rising edge of the next $\bar{W}$ pulse. The program operation requires 10 μs for completion before the program-verify command, C0h, can be loaded.

Maximum program timing is controlled by the internal stop timer. When the stop timer terminates the program operation, the device enters an inactive state and remains inactive until a command is received.



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77261-1443

TMS28F020

2097152-BIT FLASH MEMORY

SMJS020B – OCTOBER 1994 – REVISED JUNE 1995

program-verify command

The TMS28F020 can be programmed sequentially or randomly because it is programmed one byte at a time. Each byte must be verified after it is programmed. The program-verify operation prepares the device to verify the most recently programmed byte. To invoke the program-verify operation, C0h must be written into the command register. The program-verify operation ends on the rising edge of $\overline{W}$.

While verifying a byte, the TMS28F020 applies an internal margin voltage to the designated byte. If the true data and programmed data match, programming continues to the next designated byte location; otherwise, the byte must be reprogrammed. Figure 2 shows how commands and bus operations are combined for byte programming.

reset command

To reset the TMS28F020 after set-up-erase command or set-up-program command operations without changing the contents in memory, write FFh into the command register two consecutive times. After executing the reset command, the device will default to the read mode.

Fastwrite algorithm

The TMS28F020 is programmed using the Texas Instruments Fastwrite algorithm shown in Figure 2. This algorithm programs in a nominal time of four seconds.

Fasterase algorithm

The TMS28F020 is erased using the Texas Instruments Fasterase algorithm shown in Figure 1. The memory array needs to be completely programmed (using the Fastwrite algorithm) before erasure begins. Erasure typically occurs in two seconds.

parallel erasure

To reduce total erase time, several devices can be erased in parallel. Since each Flash memory can erase at a different rate, every device must be verified separately after each erase pulse. After a given device has been successfully erased, the erase command should not be issued to this device again for this erase cycle. All devices that complete erasure should be masked until the parallel erasure process is finished (see Figure 3).


Examples of how to mask a device during parallel erase include driving $\overline{E}$ high, writing the read command (00h) to the device when the others receive a set-up-erase or erase command, or disconnecting it from all electrical signals with relays or other types of switches.



7-74

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

8961725 0085568 765



Bus Operation	Command	Comments
		Entire memory must = 00h before erasure Use Fastwrite programming algorithm
		Initialize addresses
Standby		Wait for Vpp to ramp to VppH (see Note A)
		Initialize pulse count
Write	Set-Up-Erase	Data = 20h
Write	Erase	Data = 20h
Standby		Wait = 10 ms
Write	Erase Verify	Addr = Byte to verify; Data = A0h; ends the erase operation
Standby		Wait = 6 μs
Read		Read byte to verify erasure; compare output to FFh
Write	Read	Data = 00h; resets register for read operations
Standby		Wait for Vpp to ramp to VpPL (see Note B)

NOTES: A. Refer to the recommended operating conditions for the value of VppH.
B. Refer to the recommended operating conditions for the value of VpPL.


Figure 1. Flash-Erase Flowchart: Fasterase Algorithm



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

TMS28F020 2097152-BIT FLASH MEMORY

SMJS020B – OCTOBER 1994 – REVISED JUNE 1995




Bus Operation	Command	Comments
Initialize Address		
Standby		Wait for Vpp to ramp to VppH (see Note A) Initialize pulse count
Write	Set-Up-Program Write	Data = 40h
Write	Write Data	Valid address/data
Standby		Wait = 10 μs
Write	Program Verify	Data = C0h; ends Program operation
Standby		Wait = 6 μs
Read		Read byte to verify Programming; compare output to expected output
Write	Read	Data = 00h; resets register for read operations
Standby		Wait for Vpp to ramp to VppL (see Note B)

NOTES: A. Refer to the recommended operating conditions for the value of VppH.
B. Refer to the recommended operating conditions for the value of VppL.

Figure 2. Programming Flowchart: Fastwrite Algorithm





† n = number of devices being erased.

Figure 3. Parallel-Erase Flow Diagram



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

TMS28F020 2097152-BIT FLASH MEMORY

SMJS020B – OCTOBER 1994 – REVISED JUNE 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC} (see Note 1)	–0.6 V to 7 V
Supply voltage range, V_{PP}	–0.6 V to 14 V
Input voltage range (see Note 2): All inputs except A9	–0.6 V to $V_{CC} + 1$ V
A9	–0.6 V to 13.5 V
Output voltage range (see Note 3)	–0.6 V to $V_{CC} + 1$ V
Operating free-air temperature range during read/erase/program, T_A :	
L	0°C to 70°C
E	–40°C to 85°C
Q	–40°C to 125°C
Storage temperature range, T_{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values are with respect to V_{SS} .
2. The voltage on any input can undershoot to –2 V for periods less than 20 ns.
3. The voltage on any output can overshoot to 7 V for periods less than 20 ns.

recommended operating conditions

			MIN	TYP	MAX	UNIT
V_{CC}	Supply voltage	During write/read/flash erase	4.5	5	5.5	V
V_{PP}	Supply voltage	During read only (V_{PPL})	0		$V_{CC} + 2$	V
		During write/read/flash erase (V_{PPH})	11.4	12	12.6	V
V_{IH}	High-level dc input voltage	TTL inputs	2		$V_{CC} + 0.5$	V
		CMOS inputs	$V_{CC} - 0.5$		$V_{CC} + 0.5$	V
V_{IL}	Low-level dc input voltage	TTL inputs	–0.5		0.8	V
		CMOS inputs	GND – 0.2		GND + 0.2	V
V_{ID}	Voltage level on A9 for algorithm-selection mode		11.5		13	V



7-78

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

8961725 0085572 196

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
V _{OH}	High-level output voltage	I _{OH} = -2.5 mA	2.4		V
		I _{OH} = -100 µA	V _{CC} - 0.4		
V _{OL}	Low-level output voltage	I _{OL} = 5.8 mA		0.45	V
		I _{OL} = 100 µA		0.1	
I _{ID}	A9 algorithm-selection-mode current	A9 = V _{ID} max		200	µA
I _I	Input current (leakage)	All except A9	V _I = 0 V to 5.5 V	±1	µA
		A9	V _I = 0 V to 13 V	±200	
I _O	Output current (leakage)	V _O = 0 V to V _{CC}		±10	µA
I _{PP1}	V _{PP} supply current (read/standby)	V _{PP} = V _{PPH} , Read mode		200	µA
		V _{PP} = V _{PPL}		±10	
I _{PP2}	V _{PP} supply current (during program pulse) (see Note 4)	V _{PP} = V _{PPH}		30	mA
I _{PP3}	V _{PP} supply current (during flash erase) (see Note 4)	V _{PP} = V _{PPH}		30	mA
I _{PP4}	V _{PP} supply current (during program/erase verify) (see Note 4)	V _{PP} = V _{PPH}		5	mA
I _{CCS}	V _{CC} supply current (standby)	TTL-input level	V _{CC} = 5.5 V, $\bar{E} = V_{IH}$	1	mA
		CMOS-input level	V _{CC} = 5.5 V, $\bar{E} = V_{CC}$	100	
I _{CC1} *	V _{CC} supply current (active read)	V _{CC} = 5.5 V, $\bar{E} = V_{IL}$, f = 6 MHz, I _{OUT} = 0 mA		30	mA
I _{CC2}	V _{CC} average supply current (active write) (see Note 4)	V _{CC} = 5.5 V, $\bar{E} = V_{IL}$, Programming in progress		10	mA
I _{CC3}	V _{CC} average supply current (flash erase) (see Note 4)	V _{CC} = 5.5 V, $\bar{E} = V_{IL}$, Erasure in progress		15	mA
I _{CC4}	V _{CC} average supply current (program/erase verify) (see Note 4)	V _{CC} = 5.5 V, $\bar{E} = V_{IL}$, V _{PP} = V _{PPH} , Program/erase verify in progress		15	mA
V _{LKO}	V _{CC} erase/write lockout voltage	V _{PP} = V _{PPH}	2.5		V

NOTE 4: Not 100% tested; characterization data available.

capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz†

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
C _i	Input capacitance	V _I = 0 V		6	pF
C _o	Output capacitance	V _O = 0 V		12	pF

† Capacitance measurements are made on sample basis only.



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

TMS28F020
2097152-BIT FLASH MEMORY

SMJS020B – OCTOBER 1994 – REVISED JUNE 1995

switching characteristics over recommended ranges of supply voltage and operating free-air temperature

PARAMETER	TEST CONDITIONS	ALTERNATE SYMBOL	'28F020-10		'28F020-12		'28F020-15		'28F020-17		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
$t_a(A)$ Access time from address, A0–A17	C _L = 100 pF, 1 Series 74 TTL load, Input $t_f \leq 20$ ns, Input $t_r \leq 20$ ns	t_{AVQV}		100		120		150		170	ns
$t_a(E)$ Access time from chip enable, $\bar{E}$		t_{ELQV}		100		120		150		170	ns
$t_{en}(G)$ Access time from output enable, $\bar{G}$		t_{GLQV}		45		50		55		60	ns
$t_c(R)$ Cycle time, read		t_{AVAV}	100		120		150		170		ns
$t_d(E)$ Delay time, $\bar{E}$ going low to low-impedance output		t_{ELQX}	0		0		0		0		ns
$t_d(G)$ Delay time, $\bar{G}$ going low to low-impedance output		t_{GLQX}	0		0		0		0		ns
$t_{dis}(E)$ Chip disable time to high-impedance output		t_{EHQZ}	0	55	0	55	0	55	0	55	ns
$t_{dis}(G)$ Output disable time to high-impedance output		t_{GHQZ}	0	30	0	30	0	35	0	35	ns
$t_h(D)$ Hold time, data valid from address, $\bar{E}$ or $\bar{G}^\dagger$		t_{AXQX}	0		0		0		0		ns
$t_{rec}(W)$ Write recovery time before read		t_{WHGL}	6		6		6		6		μs

† Whichever occurs first



7-80

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

8961725 0085574 T69

timing requirements—write/erase/program operations

	ALTERNATE SYMBOL	'28F020-10			'28F020-12			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
$t_{c(W)}$ Cycle time, write using $\overline{W}$	t_{AVAV}	100			120			ns
$t_{c(W)PR}$ Cycle time, programming operation	t_{WHWH1}	10			10			μs
$t_{c(W)ER}$ Cycle time, erase operation	t_{WHWH2}	9.5	10		9.5	10		ms
$t_h(A)$ Hold time, address	t_{WLAX}	55			60			ns
$t_h(E)$ Hold time, $\overline{E}$	t_{WHEH}	0			0			ns
$t_h(WHD)$ Hold time, data valid after $\overline{W}$ high	t_{WHDX}	10			10			ns
$t_{su}(A)$ Setup time, address	t_{AVWL}	0			0			ns
$t_{su}(D)$ Setup time, data	t_{DVWH}	50			50			ns
$t_{su}(E)$ Setup time, $\overline{E}$ before $\overline{W}$	t_{ELWL}	20			20			ns
$t_{su}(VPPEL)$ Setup time, V_{pp} to $\overline{E}$ going low	t_{VPEL}	1			1			μs
$t_{rec}(W)$ Recovery time, $\overline{W}$ before read	t_{WHGL}	6			6			μs
$t_{rec}(R)$ Recovery time, read before $\overline{W}$	t_{GHWL}	0			0			μs
$t_w(W)$ Pulse duration, $\overline{W}$ (see Note 5)	t_{WLWH}	60			60			ns
$t_w(WH)$ Pulse duration, $\overline{W}$ high	t_{WHWL}	20			20			ns
$t_r(VPP)$ Rise time, V_{pp}	t_{VPPR}	1			1			μs
$t_f(VPP)$ Fall time, V_{pp}	t_{VPPF}	1			1			μs

	ALTERNATE SYMBOL	'28F020-15			'28F020-17			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
$t_{c(W)}$ Cycle time, write using $\overline{W}$	t_{AVAV}	150			170			ns
$t_{c(W)PR}$ Cycle time, programming operation	t_{WHWH1}	10			10			μs
$t_{c(W)ER}$ Cycle time, erase operation	t_{WHWH2}	9.5	10		9.5	10		ms
$t_h(A)$ Hold time, address	t_{WLAX}	60			70			ns
$t_h(E)$ Hold time, $\overline{E}$	t_{WHEH}	0			0			ns
$t_h(WHD)$ Hold time, data valid after $\overline{W}$ high	t_{WHDX}	10			10			ns
$t_{su}(A)$ Setup time, address	t_{AVWL}	0			0			ns
$t_{su}(D)$ Setup time, data	t_{DVWH}	50			50			ns
$t_{su}(E)$ Setup time, $\overline{E}$ before $\overline{W}$	t_{ELWL}	20			20			ns
$t_{su}(VPPEL)$ Setup time, V_{pp} to $\overline{E}$ going low	t_{VPEL}	1			1			μs
$t_{rec}(W)$ Recovery time, $\overline{W}$ before read	t_{WHGL}	6			6			μs
$t_{rec}(R)$ Recovery time, read before $\overline{W}$	t_{GHWL}	0			0			μs
$t_w(W)$ Pulse duration, $\overline{W}$ (see Note 5)	t_{WLWH}	60			60			ns
$t_w(WH)$ Pulse duration, $\overline{W}$ high	t_{WHWL}	20			20			ns
$t_r(VPP)$ Rise time, V_{pp}	t_{VPPR}	1			1			μs
$t_f(VPP)$ Fall time, V_{pp}	t_{VPPF}	1			1			μs

NOTE 5: Rise/fall time ≤ 10 ns



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

TMS28F020


2097152-BIT FLASH MEMORY

SMJS020B – OCTOBER 1994 – REVISED JUNE 1995

timing requirements — alternative $\bar{E}$ -controlled writes


	ALTERNATE SYMBOL	'28F020-10		'28F020-12		'28F020-15		'28F020-17		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
$t_c(W)$ Cycle time, write using $\bar{E}$	t_{AVAV}	100		120		150		170		ns
$t_c(E)PR$ Cycle time, programming operation	t_{EHEH}	10		10		10		10		μs
$t_h(EA)$ Hold time, address	t_{ELAX}	75		80		80		90		ns
$t_h(ED)$ Hold time, data	t_{EHDX}	10		10		10		10		ns
$t_h(W)$ Hold time, $\bar{W}$	t_{EHWH}	0		0		0		0		ns
$t_{su}(A)$ Setup time, address	t_{AVEL}	0		0		0		0		ns
$t_{su}(D)$ Setup time, data	t_{DVEH}	50		50		50		50		ns
$t_{su}(W)$ Setup time, $\bar{W}$ before $\bar{E}$	t_{WLLEL}	0		0		0		0		ns
$t_{su}(VPPEL)$ Setup time, V_{pp} to $\bar{E}$ low	t_{VPPEL}	1		1		1		1		μs
$t_{rec}(E)R$ Recovery time, write using $\bar{E}$ before read	t_{EHGL}	6		6		6		6		μs
$t_{rec}(E)W$ Recovery time, read before write using $\bar{E}$	t_{GHLEL}	0		0		0		0		μs
$t_w(E)$ Pulse duration, write using $\bar{E}$	t_{ELEH}	70		70		70		80		ns
$t_w(EH)$ Pulse duration, write, $\bar{E}$ high	t_{EHLEL}	20		20		20		20		ns

PARAMETER MEASUREMENT INFORMATION



NOTE A: C_L includes probe and fixture capacitance.

LOAD CIRCUIT



VOLTAGE WAVEFORMS

The ac testing inputs are driven at 2.4 V for logic high and 0.45 V for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for logic low on both inputs and outputs. Each device should have a 0.1- μF ceramic capacitor connected between V_{CC} and V_{SS} as close as possible to the device terminals.

Figure 4. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION




Figure 5. Read-Cycle Timing



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

SMJS020B – OCTOBER 1994 – REVISED JUNE 1995

The timing diagram illustrates the sequence of operations for the 28C64 EPROM, divided into seven phases: Power Up and Standby, Set-Up Program Command, Program-Command Latch Address and Data, Programming, Program-Verify Command, Program Verification, and Standby/Power Down. The signals shown are A0-A17 (address), $\overline{E}$ (enable), $\overline{G}$ (gate), $\overline{W}$ (write), DQ0-DQ7 (data), VCC (supply voltage), VPP (programming voltage), and VPPL (pull-down voltage). Key timing parameters include setup and hold times for address ($t_{su}(A)$, $t_h(A)$), enable ($t_{su}(E)$, $t_h(E)$), and data ($t_{su}(D)$, $t_h(D)$), as well as pulse widths ($t_w(W)$) and delays ($t_d(E)$, $t_d(G)$). The diagram also shows the relationship between VPP and VPPL during programming and verification.

Figure 6. Write-Cycle Timing



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

The timing diagram illustrates the sequence of operations for the 28C64 EPROM, divided into six main phases: Power Up and Standby, Set-Up Program Command, Program-Command Latch Address and Data, Programming, Program-Verify Command, Program Verification, and Standby/Power Down. The signals and their timing parameters are as follows:

- A0-A17:** Address bus. Timing parameters include $t_{c(W)}$ (address setup time before command), $t_{su(A)}$ (address setup time before programming), $t_{th(EA)}$ (address hold time after programming), $t_{th(EA)}$ (address hold time after verify), and $t_{c(R)}$ (address setup time before read).
- $\overline{W}$:** Write enable signal. Timing parameters include $t_{su(W)}$ (write enable setup time before programming), $t_{th(W)}$ (write enable hold time after programming), $t_{su(W)}$ (write enable setup time before verify), $t_{th(W)}$ (write enable hold time after verify), and $t_{dis(G)}$ (write enable delay time after power down).
- $\overline{G}$:** Global enable signal. Timing parameters include $t_{rec(E)W}$ (global enable recovery time after write), $t_{c(E)PR}$ (global enable pulse width for programming), $t_{rec(E)R}$ (global enable recovery time after read), and $t_{dis(E)}$ (global enable delay time after power down).
- $\overline{E}$:** Enable signal. Timing parameters include $t_{th(ED)}$ (enable hold time after data input), $t_{w(E)}$ (enable pulse width), $t_{th(ED)}$ (enable hold time after data output), $t_{en(G)}$ (enable delay time after power down), and $t_{d(G)}$ (enable delay time after power down).
- DQ0-DQ7:** Data bus. Timing parameters include $t_{su(D)}$ (data setup time before programming), $t_{su(D)}$ (data setup time before verify), $t_{d(E)}$ (data delay time after programming), $t_{a(E)}$ (data delay time after verify), and $t_{d(E)}$ (data delay time after read). Data input values are shown as 40h, C0h, and C0h.
- VCC:** Supply voltage (5V).
- VPP:** Programming voltage. Timing parameters include $t_{su(VPEL)}$ (VPP setup time before programming), $t_{r(VPP)}$ (VPP rise time), and $t_{f(VPP)}$ (VPP fall time).



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443



**TEXAS
INSTRUMENTS**

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443