								F	REVISION	ONS										
LTR					ı	DESCF	RIPTION	N					DA	ATE (YI	R-MO-I	DA)		APPF	ROVED	
Α	Char	nges in	accord	dance w	ith NO	R 5962	2-R041-	92					91-11-25 M. L. Po							
B C	Char	nges in	accord	dance w	ith NO	R 5962	?-R211-	93	ut IT	.C			93-08-13 97-07-17				M. L. Poelking T. M. Hess			
D					vel V. Update boilerplate throughout loo MIL-PRF-38535 requirements LTG					<u> </u>					07-17		Thomas M. Hess			
REV SHEET REV	С	С					D	C	C											
		_	С	D	С	С				С	С	С								
SHEET	15	16	17	D 18	C 19	C 20	21	22	23	24	C 25	C 26								
					19				23 D				С	С	С	С	С	С	С	C
REV STATUS				18	19		21	22		24	25	26	C 7	C 8	C 9	C 10	C 11	C 12	C 13	
	ANDAR	16 R D		18 REV SHE	19	20 DBY Creek	21 D	22 C	D	24 D	25 D 5	26 C 6	7 SE SI	8 JPPL UMBI	9 Y CE JS, O	10 NTER	11 COL	12 UMB	13	C 14
REV STATUS OF SHEETS PMIC N/A STA		16		18 REV SHE PRE TO	19 / EET PARECodd D.	20 D BY Creek	21 D	22 C	D	24 D	25 D 5	26 C 6	7 SE SI	8 JPPL UMBI	9 Y CE JS, O	10	11 COL	12 UMB	13	
REV STATUS OF SHEETS PMIC N/A STA MICRO DR THIS DRAWI	NDAR OCIRO AWING	16 RD CUIT G	17	18 REV SHE PRE TO CHE Ra	19 / EET PARECodd D. CKED	20 D BY Creek BY nin	21 D	22 C	D	24 D 4	25 D 5	26 C 6	SE SI COLI	JPPL UMBI :://ww	9 Y CE JS, O	NTER	11 R COL 43216 a.mil	LUMB	13 US	
REV STATUS OF SHEETS PMIC N/A STA MICRO DR THIS DRAWI FOR L DEPA AND AGE DEPARTME	NDAR OCIRO AWINO NG IS A JSE BY ARTMEN	2D CUIT G VAILAI ALL ITS	17	18 REV SHE PRE To CHE Ra APF D DRA 10 J	19 PAREDODD DODD DODD DODD DODD DODD DODD DOD	20 D BY Creek BY nin D BY APPRO	21 D	22 C 2	D	D 4 MIC CO MC	25 D 5	26 C 6	SE SI COLI http	JPPL UMBI p://ww	9 JS, O w.ds	NTER	11 R COL 43216 a.mil	LUMB	13 US	

SHEET

1 OF


26

DSCC FORM 2233
APR 97
DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.


1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents has two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
 - 1.2 PIN. The PIN is as shown in the following examples.

For device classes M and Q:



For device class V:



- 1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

<u>Device type</u>	<u>Generic number</u>	<u>Circuit function</u>
01	UT1553 BCRT	Bus controller remote terminal

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as listed below. Since the device class designator has been added after the original issuance of this drawing, device classes M and Q designators will not be included in the PIN and will not be marked on the device.

Device class	Device requirements documentation
М	Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A
Q or V	Certification and qualification to MIL-PRF-38535

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88628
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 2

1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
Т	CQCC1-F132	132	Leaded chip carrier with unformed leads
Χ	CMGA15-P84	84	Pin grid array
Υ	CQCC2-J84	84	Leaded chip carrier with unformed leads
Z	CQCC1-N84	84	Square chip carrier

1.2.5 <u>Lead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

1.3 Absolute maximum ratings. 1/

	
Supply voltage range DC input/dc output voltage range Storage temperature range Maximum power dissipation (P _D) 2/ Maximum junction temperature (T _J). Thermal resistance, junction-to-case (θ _{JC}) Latchup immunity (I _{LU}) Output short-circuit current (I _{OS}):	-0.3 V dc to +7.0 V dc -0.3 V dc to (V _{CC}) +0.3 V dc -65°C to +150°C 300 mW +175°C See MIL-STD-1835 ±150 mA
A(0-15), D(0-15), DMAR, DMACK, STDINTL, and HPINTAll other outputs	100 mA 200 mA
1.4 Recommended operating conditions.	
Supply voltage (V _{DD})	4.5 V dc to 5.5 V dc -55°C to +125°C ≥ 1 x 10 ⁶ Rads (Si) ≥ 55 MEV/(mg/cm ²) 3/ 3/ 3/ > 1 X 10 ¹⁴
1.5 Digital logic testing for device classes Q and V.	> 1 X 10
Fault coverage measurement of manufacturing logic tests (MIL-STD-883, test method 5012)	86.5 percent

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88628
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL D	SHEET 3

^{1/} Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

^{2/} Must withstand the added P_D due to short circuit test, e. g., I_{OS}.

^{3/} When characterized as a result of the procuring activities request, the condition will be specified.

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

SPECIFICATION

MILITARY

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

STANDARDS

MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

MIL-STD-1835 - Interface Standard Electronic Conponent Case Outlines.

HANDBOOKS

MILITARY

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.
 - 3.2.1 <u>Case outline(s)</u>. The case outline(s) shall be in accordance with 1.2.4 herein.
 - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.
 - 3.2.3 Functional block diagram. The functional block diagram shall be as specified on figure 2.
 - 3.2.4 Test circuit and switching waveforms. The test circuit and switching waveforms shall be as specified on figure 3.
 - 3.2.5 Radiation exposure circuit. The radiation exposure circuit shall be as specified on figure 4.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88628
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL D	SHEET 5

- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
- 3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M.</u> For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-PRF-38535, Appendix A.
- 3.9 <u>Verification and review for device class M.</u> For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

STANDARD MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000

SIZE A		5962-88628
	REVISION LEVEL D	SHEET 5

		ABLE IA. <u>Electrical performance of the control of </u>					
Test	Symbol	$\label{eq:conditions} \begin{split} &Conditions \\ &4.5 \text{ V} \leq V_{DD} \leq 5.5 \text{ V} \underline{1}/\\ &-55^{\circ}\text{C} \leq T_{C} \leq +125^{\circ}\text{C} \\ &\text{unless otherwise specified} \end{split}$	Group A subgroups	Device type	Limits		Unit
					Min	Max	
Low level input voltage TTL inputs	V _{IL}		1, 2, 3	All		0.8	V
High level input voltage TTL inputs <u>2</u> /	V _{IH}		1, 2, 3	All	2.0		V
Input leakage current: TTL inputs	I _{IN}	$V_{IN} = V_{DD}$ or V_{SS}	1, 2, 3	All	-1	1	μΑ
		M, D, L, R, F, G, H	1	All	-10	10	
Inputs with pulldown resistors		$V_{IN} = V_{DD}$	1, 2, 3	All	-1	1	
		M, D, L, R, F, G, H	1	All	-10	10	1
Inputs with pull-up resistors		V _{IN} = V _{SS}	1, 2, 3	All	-550	-80	
'		M, D, L, R, F, G, H	1	All	-900	-150	1
Low level output voltage TTL outputs	V _{OL}	I _{OL} = 3.2 mA	1, 2, 3	All		0.4	V
High level output voltage TTL outputs	V _{OH}	Ι _{ΟΗ} = -400 μΑ	1, 2, 3	All	2.4		V
Three-state output leakage current TTL outputs	l _{OZ}	$V_{OUT} = V_{DD}$ or V_{SS}	1, 2, 3	All	-10	10	μΑ
Short-circuit output current 3/ 4/	I _{OS}	$V_{DD} = 5.5 \text{ V}, V_{OUT} = V_{DD}$	1, 2, 3	All		100	mA
!		V _{DD} = 5.5 V, V _{OUT} = 0 V	1, 2, 3	All	-100		mA
Quiescent current <u>5</u> /	Q _{IDD}		1, 2, 3	All		3	mA
Input capacitance 6/	C _{IN}	See 4.4.1b	4	All		15	pF
Output capacitance 6/	Соит		4	All	†	20	pF
Bidirect I/O capacitance 6/	C _{IO}	1	4	All	1	25	рF

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88628
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	6

TABLE IA. <u>Electrical performance characteristics</u> Continued							
Test	Symbol	Conditions $-55^{\circ}C \le T_C \le +125^{\circ}C$ $V_{DD} = 5.0 \text{ V} \pm 10\% \text{ 1/}$ unless otherwise specified	Group A subgroups	Device type	Lim	its	Unit
					Min	Max	
Functional test		See 4.4.1c	7, 8				
DMAG (L) to DMACK (L)	t _{PHL1}	See figure 3 7/	9, 10, 11	All	0	45	ns
MCLK (H) to RRD (L)	t _{IOHL1}		9, 10, 11	All	0	60	ns
RWR (L) to DATA valid 8/	t _{OOZL1}		9, 10, 11	All	0	30	ns
MCLK (H) to MCLKD2 (H)	t _{PLH1}		9, 10, 11	All	0	40	ns
MCLK (H) to RWR (L)	t _{IOHL2}		9, 10, 11	All	0	60	ns
RD + CS (L) to DATA valid	t _{PHL2}		9, 10, 11	All	0	60	ns
RD (L) to RRD (L)	t _{PHL3}		9, 10, 11	All	0	30	ns
WR (L) to RWR (L)	t _{PHL4}		9, 10, 11	All	0	30	ns
MEMSCI (L) to	t _{PHL5}		9, 10, 11	All	0	30	ns
MEMSCO (L)							

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88628
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 7

TABLE IA. Electrical performance characteristics. - Continued

- 1/ Devices supplied to this drawing are characterized at all levels M, D, L, R, F, G and H of irradiation. However, this device is only tested at the 'H' level. Pre and Post irradiation values are identical unless otherwise specified in Table I. When performing post irradiation electrical measurements for any RHA level, T_A = +25°C.
- 2/ Radiation hardened technology shall have a V_{IH} pre-irradiation of 2.2 V.
- 3/ Guaranteed to the limit specified in table I, if not tested.
- 4/ Not more than one output may be shorted at a time for a maximum duration of one second.
- 5/ All inputs with internal pull-ups should be left floating. All other inputs should be tied high or low.
- 6/ The capacitance measurements shall be made between the indicated terminal and ground at a frequency of 1 MHz at T_C of +25°C. The dc bias of the measuring instrument shall 0 \pm 0.1 V. The ac signal amplitude shall be less than 50 mV RMS.
- $\underline{7}$ / Switching tests are performed with V_{IH} = V_{DD} and V_{IL} = 0.0 V as input test conditions and output transition times are measured at 1.4 V.
- 8/ Timing is not valid for RT timer field of message status word. The timer value may update during a DMA memory write.


TABLE IB. SEP test limits . 1/ 2/ 3/

Device type	T _A = Temperature ±10°C <u>4</u> /	Memory pattern	V _{CC} =	V _{CC} = 4.5 V	
			Effective LET no upsets	Maximum device cross section (Cm²)	
			[MEV/(mg/cm ²)]	(LET = 120)	
All	+25°C	<u>5</u> /	≥ 55	$\leq 6.7 \times 10^{-5}$	≤ 80

NOTE: Devices that contain cross coupled resistance must be tested at the maximum rated T_A

- 1/ For SEP test conditions, see 4.4.4.4 herein.
- Z/ Technology characterization and model verification supplemented by in-line data may be used in lieu of end-of-line testing. Test plan must be approved by TRB and qualifying activity.
- 3/ Values will be added when they become available. Rad hard devices have not yet been tested for SEP.
- 4/ Worst case temperature $T_A = +125^{\circ}C$.
- $\frac{\overline{5}}{}$ For memories only.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88628
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	8



NOTE: MEMWIN is an internal test pin only and should be considered a floating pin and not for use.

FIGURE 1. Terminal connections.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88628
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	9



NOTE: MEMWIN is an internal test pin only and should be considered a floating pin and not for use.

FIGURE 1. Terminal connections. - Continued

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88628
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	10

Case T

| Terminal |
|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| number | symbol |
| 1 | Vss | 28 | NC | 55 | NC | 82 | Vss | 109 | NC |
| 2 | LOCK | 29 | RTA1 | 56 | A10 | 83 | V_{DD} | 110 | D10 |
| 3 | TAZ | 30 | RTA2 | 57 | A11 | 84 | NC | 111 | NC |
| 4 | TAO | 31 | RTA3 | 58 | A12 | 85 | MCLK | 112 | D9 |
| 5 | NC | 32 | RTA4 | 59 | NC | 86 | AEN | 113 | NC |
| 6 | NC | 33 | V_{SS} | 60 | A13 | 87 | NC | 114 | D8 |
| 7 | RAZ | 34 | V_{DD} | 61 | A14 | 88 | DMAGO | 115 | V_{DD} |
| 8 | NC | 35 | RTPTY | 62 | NC | 89 | STDINTL | 116 | V_{SS} |
| 9 | RAO | 36 | A0 | 63 | A15 | 90 | STDINTP | 117 | NC |
| 10 | TBZ | 37 | A1 | 64 | RWR | 91 | NC | 118 | D7 |
| 11 | TBO | 38 | NC | 65 | RRD | 92 | HPINT | 119 | D6 |
| 12 | NC | 39 | NC | 66 | V_{DD} | 93 | NC | 120 | D5 |
| 13 | RBZ | 40 | A2 | 67 | V_{SS} | 94 | MCLKD2 | 121 | NC |
| 14 | NC | 41 | A3 | 68 | MEMCSO | 95 | NC | 122 | D4 |
| 15 | RBO | 42 | A4 | 69 | TSCTL | 96 | SSYSF | 123 | NC |
| 16 | Vss | 43 | NC | 70 | DMAR | 97 | TEST | 124 | D3 |
| 17 | V_{DD} | 44 | NC | 71 | NC | 98 | BURST | 125 | D2 |
| 18 | CLK | 45 | A5 | 72 | DMAG | 99 | V_{SS} | 126 | NC |
| 19 | NC | 46 | NC | 73 | NC | 100 | V_{DD} | 127 | D1 |
| 20 | EXTOVR | 47 | A6 | 74 | DMACK | 101 | BCRTF | 128 | NC |
| 21 | NC | 48 | NC | 75 | MEMCSI | 102 | D15 | 129 | D0 |
| 22 | TIMERON | 49 | V_{SS} | 76 | NC | 103 | D14 | 130 | MRST |
| 23 | NC | 50 | V_{DD} | 77 | WR | 104 | NC | 131 | BCRTSEL |
| 24 | CHA/B | 51 | A7 | 78 | NC | 105 | D13 | 132 | V_{DD} |
| 25 | COMSTR | 52 | A8 | 79 | RD | 106 | NC | | |
| 26 | NC | 53 | MC | 80 | NC | 107 | D12 | | |
| 27 | RTAO | 54 | A9 | 81 | CS | 108 | D11 | | |

NOTES: The following terminals are active low: 20, 22, 8 of terminal 24, 25, 84, 85, 86, 87, 87, 87, 87, 81, 88, 89, 90, 92, 130. 100 NC = No connect.

FIGURE 1. Terminal connections. - Continued

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88628
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	11





FIGURE 2. Functional block diagram.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88628
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	12



NOTES:

- 1. Pin internally pulled up.
- 2. Pin at high impedance when not asserted.
- 3. Bidirectional pin.
- 4. Case outline X lead identification in parenthesis, cases Y and Z are not in parenthesis.
- 5. MEMWIN is an internal test pin only and should be considered a floating pin and not for use.

FIGURE 2. Functional block diagram. - Continued

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88628
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	13




FIGURE 3. Switching test circuit and waveforms.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88628
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	14




FIGURE 3. Switching test circuit and waveforms. - Continued

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88628
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	15




FIGURE 3. Switching test circuit and waveforms. - Continued

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88628
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	16

Open	$V_{DD} = 5 \text{ V} \pm 0.5 \text{ V}$	Ground
13 (K3), 14 (L2), 17 (L4), 18 (K6), 25 (K7), 26 (J7), 27 (L8), 38 (H11), 39 (G9), 40 (G10), 41 (G11), 44 (E9), 45 (E11), 46 (E10), 47 (F11), 48 (D11), 49 (D10), 50 (C11), 51 (B11), 52 (C10), 53 (A11), 54 (B10), 55 (B9), 56 (A10), 58 (B8), 67 (B5), 68 (A6), 69 (A4), 70 (B4), 71 (A3), 73 (B3), 74 (A1), 75 (B2), 76 (C2), 77 (B1), 78 (C1), 79 (D2), 80 (D1), 81 (F2), 82 (E2), 83 (E1)	10 (J2), 11 (L1), 12 (K2), 23 (L6), 24 (L7), 28 (K8), 43 (F9), 57 (A9), 59 (A8), 61 (B7), 64 (C6), 84 (E3)	1 (F3), 2 (F1), 3 (G1), 4 (G2) 5 (G3), 6 (H1), 7 (H2), 8 (J1), 9 (K1), 15 (L3), 16 (K4), 19 (K5), 20 (L5), 21 (J5), 22 (J6), 29 (L9), 30 (L10), 31 (K9), 32 (L11), 33 (K10), 34 (J10), 35 (K11), 36 (J11), 37 (H10), 42 (F10), 60 (C7), 62 (A7), 63 (B6), 65 (C5), 66 (A5), 72 (A2)

Pin grid array pin identification is in parenthesis. Flat pack pin number is not in parenthesis.

FIGURE 4. Radiation exposure circuit.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88628
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	17

- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 105 (see MIL-PRF-38535, appendix A).
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.
 - 4.2.1 Additional criteria for device class M.
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A or D . The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein.
 - 4.2.2 Additional criteria for device classes Q and V.
 - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
 - Interim and final electrical test parameters shall be as specified in table II herein.
 - Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.
- 4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88628
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		D	18

4.4.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Subgroup 4 (C_{IN}, C_{OUT}, C_{I/O}) shall be measured only for the initial test and after process or design changes which may affect input capacitance. One pin of each input/output driver (buffer) type shall be tested on each sample device.
- c. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the functionality of the device. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).

TABLE IIA. Electrical test requirements.

Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	Subgroups (in accordance v MIL-PRF-38535	
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)			
Final electrical parameters (see 4.2)	<u>1</u> / 1, 2, 3, 7, 8, 9, 10, 11	1/1, 2, 3, 7, 8, 9, 10, 11	<u>2</u> / <u>3</u> / 1, 2, 3, 7, 8, 9, 10, 11
Group A test requirements (see 4.4)	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	1, 2, 7, 8A	1, 2, 7, 8A	1, 2, 7, 8A <u>3</u> /
Group D end-point electrical parameters (see 4.4)	1, 2, 7 ,8A	1, 2, 7, 8A	1, 2, 7, 8A
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9

^{1/} PDA applies to subgroup 1.

Table IIB. Delta limits

Parameter	Condition	Limits
IDDQ	1	±10% of measured value or 35 µA whichever is greater

NOTE: If device is tested at or below 35 µA no deltas are required. Delta's are performed at room temperature.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88628
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	19

^{2/} PDA applies to subgroups 1 and 7.

^{3/} Delta limits as specified in Table IIB herein shall be required when specified and the Delta values shall be completed with reference to the zero hour electrical parameter.

- 4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table II herein.
- 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition A or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
 - b. $T_A = +125^{\circ}C$, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
 - 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table II herein.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T_A = +25°C ±5°C, after exposure, to the subgroups specified in table II herein.
 - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
- 4.4.4.1 <u>Total dose irradiation testing</u>. Total dose irradiation testing shall be performed in accordance with MIL-STD-883 method 1019 and as specified herein.
- 4.4.4.1.1 <u>Accelarated aging test</u>. Accelaerated aging tests shall be performed on all devices requiring a RHA level greater than 5k rads (Si). The post-anneal end-point electrical parameter limits shall be as specified in table I herein and shall be the pre-irradiation end-point electrical parameter limit at 25° C. Testing shall be performed at initial qualification and after any design or process changes which may affect the RHA response of the device.
- 4.4.4.2 <u>Dose rate induced latchup testing</u>. Dose rate induced latchup testing shall be performed in accoradance with test method 1020 of MIL-STD-883 and as sprcified herein (see 1.4). Tests shall be performed on devices, SEC, or approved test structures at technology qualification and after any design or process changes which may effect the RHA capability of the process.
- 4.4.4.3 <u>Dose rate upset testing</u>. Dose rate upset testing shall be performed in accoradance with test method 1021 of MIL-STD883 and herein (see 1.4).
 - a. Transient dose rate upset testing shall be performed at initial qualification and after any design or process changes which may effect the RHA performance of the devices. Test 10 devices with 0 defects unless otherwise specified.
 - b. Transient dose rate upset testing for class Q and V devices shall be performed as specified by a TRB approved radiation hardness assurance plan and MIL-PRF-38535.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88628
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 20

- 4.4.4.4 <u>Single event phenomena (SEP)</u>. SEP testing shall be required on class V devices (See 1.4). SEP testing shall be performed on the Standard Evaluation Circuit (SEC) or alternate SEP test vehice as approved by the qualifying activity at initial qualification and after any design or process changes which may affect the upse or latchup characteristics. The recommended test conditions for SEP are as follows:
 - a. The ion beam angle of incidence shall be between normal to the die surface and 60° to the normal, inclusive (i.e. $0^{\circ} \le$ angle $\le 60^{\circ}$). No shadowing of the ion beam due to fixturing or package related effects is allowed.
 - b. The fluence shall be ≥ 100 errors or $\geq 10^6$ ions/cm².
 - c. The flux shall be between 10² and 10⁵ ions/cm²/s. The cross-section shall be verified to be flux independent by measuring the cross-section at two flux rates which differ by at least an order of magnitude.
 - d. The particle range shall be ≥ 20 microns in silicon.
 - e. The test temperature shall be +25°C and the maximum rated operating temperature ±10°C.
 - f. Bias conditions shall be defined by the manufacturer for latchup measurements.
 - g. Test four devices with zero failures.
 - h. For SEP test limits, see Table IB herein.
 - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.
 - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43216-5000, or telephone (614) 692-0547.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88628
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		D	21

6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331 or as follows:

Name	Pin nu		Type	Active	Description
A0	Cases Y, Z 34	Case X J10	I/O		Bit 0 (LSB) of the address bus
AU	34				
A1	35	K11	I/O		Bit 1 of the address bus
A2	36	J11	I/O		Bit 2 of the address bus
A3	37	H10	I/O		Bit 3 of the address bus
A4	38	H11	OUT		Bit 4 of the address bus
A5	39	G9	OUT		Bit 5 of the address bus
A6	40	G10	OUT		Bit 6 of the address bus
A7	41	G11	OUT		Bit 7 of the address bus
A8	44	E9	OUT		Bit 8 of the address bus
A9	45	E11	OUT		Bit 9 of the address bus
A10	46	E10	OUT		Bit 10 of the address bus
A11	47	F11	OUT		Bit 11 of the address bus
A12	48	D11	OUT		Bit 12 of the address bus
A13	49	D10	OUT		Bit 13 of the address bus
A14	50	C11	OUT		Bit 14 of the address bus
A15	51	B11	OUT		Bit 15 of the address bus
D0	9	K1	I/O		Bit 0 (LSB) of the data bus
D1	8	J1	I/O		Bit 1 of the data bus
D2	7	H2	I/O		Bit 2 of the data bus
D3	6	H1	I/O		Bit 3 of the data bus
D4	5	G3	I/O		Bit 4 of the data bus
D5	4	G2	I/O		Bit 5 of the data bus
D6	3	G1	I/O		Bit 6 of the data bus
D7	2	F1	I/O		Bit 7 of the data bus

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88628
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	22

6.5 Abbreviations, symbols, and definitions. Continued

83 82 81 80 79 78 77 76	Case X E1 E2 F2 D1 D2 C1 B1	I/O I/O I/O I/O		Bit 8 of the data bus Bit 9 of the data bus Bit 10 of the data bus
82 81 80 79 78 77	E2 F2 D1 D2 C1	I/O I/O I/O I/O		Bit 9 of the data bus Bit 10 of the data bus
56	C2 A10	I/O I/O I/O OUT	ZL	Bit 11 of the data bus Bit 12 of the data bus Bit 13 of the data bus Bit 14 of the data bus Bit 15 of the data bus DMA request
57 67	A9 B5	IN OUT	AL AL	DMA grant DMA grant out
58 62	B8 A7	OUT IN	ZL AL	DMA acknowledge Chip select
61 60 54	B7 C7 B10	IN IN OUT	AL AL AL	Read Write Memory chip select out
59 53 52	A8 A11	IN OUT	AL AL	Memory chip select in RAM read
55 66 68	C10 B9 A5 A6	OUT OUT IN OUT	AL AL AH ZL	RAM write Three state control Address enable Standard interrupt level
69 70 21	A4 B4 J5	OUT OUT IN	AL ZL	Standard interrupt pulse High priority interrupt Clock
	67 58 62 61 60 54 59 53 52 55 66 68 69 70	67 B5 58 B8 62 A7 61 B7 60 C7 54 B10 59 A8 53 A11 52 C10 55 B9 66 A5 68 A6 69 A4 70 B4	67 B5 OUT 58 B8 OUT 62 A7 IN 61 B7 IN 60 C7 IN 54 B10 OUT 59 A8 IN 53 A11 OUT 52 C10 OUT 55 B9 OUT 66 A5 IN 68 A6 OUT 69 A4 OUT 70 B4 OUT	67 B5 OUT AL 58 B8 OUT ZL 62 A7 IN AL 61 B7 IN AL 60 C7 IN AL 54 B10 OUT AL 59 A8 IN AL 53 A11 OUT AL 52 C10 OUT AL 55 B9 OUT AL 66 A5 IN AH 68 A6 OUT ZL 69 A4 OUT AL 69 A4 OUT ZL

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88628
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	23

6.5 Abbreviations, symbols, and definitions. Continued

Name	Pin num	nber	Type	Active	Description
	Cases Y, Z	Case X			
MCLK	65	C5	IN		Memory clock
MCLKD2	71	A3	OUT		Memory clock divided by two
TAZ	13	K3	OUT		Transmit (channel) A Z
TAO	14	L2	OUT		Transmit (channel) A O
TBZ	17	L4	OUT		Transmit (channel) B Z
TBO	18	K6	OUT		Transmit (channel) B O
RAZ	15	L3	IN		Receive (channel) A Z
RAO	16	K4	IN		Receive (channel) A O
RBZ	19	K5	IN		Receive (channel) B Z
RBO	20	L5	IN		Receive (channel) B O
TIMERON	25	K7	OUT	AL	(RT) timer on
CHA/B	26	J7	OUT		Channel A/D
MRST	10	J2	IN	AL	Channel A/B Master reset
COMSTR	27	L8	OUT	AL	(RT) command strobe
BCRTSEL	11	L1	IN		BC/RT select
RTAO	28	K8	IN		Remote terminal address bit 0 (LSB)
RTA1	29	L9	IN		Remote terminal address bit 1
RTA2	30	L10	IN		Remote terminal address bit 2
RTA3	31	K9	IN		Remote terminal address bit 3
RTA4	32	L11	IN		Remote terminal address bit 4
RTPTY	33	K10	IN	AH	Remote terminal (address) parity
SSYSF	72	A2	IN	AH	Subsystem fail
BCRTF	75	B2	OUT	AH	BCRT fail
BURST	74	A1	OUT	AL	Burst (DMA cycle)
MEMWIN	73	B3	OUT		Memory (access) window

NOTE: MEMWIN is an internal test pin only and should be considered a floating pin and not for use.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88628
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 24

6.5 Abbreviations, symbols, and definitions. Continued

Pin numbe	er	Type	Active	Description
Cases Y, Z	Case X			
12	K2	IN	AH	Lock
24	L7	IN	AL	External override
23	L6	PWR		+5 V
43	F9	PWR		+5 V
64	C6	PWR		+5 V
84	E3	PWR		+5 V
1	F3	GND		Ground
22	J6	GND		Ground
42	F10	GND		Ground
63	В6	GND		Ground
	Cases Y, Z 12 24 23 43 64 84 1 22 42	12 K2 24 L7 23 L6 43 F9 64 C6 84 E3 1 F3 22 J6 42 F10	Cases Y, Z Case X 12 K2 IN 24 L7 IN 23 L6 PWR 43 F9 PWR 64 C6 PWR 84 E3 PWR 1 F3 GND 22 J6 GND 42 F10 GND	Cases Y, Z Case X 12 K2 IN AH 24 L7 IN AL 23 L6 PWR 43 F9 PWR 64 C6 PWR 84 E3 PWR 1 F3 GND 22 J6 GND 42 F10 GND

1/ Abbreviations:

AL = Active low

AH = Active high

ZL = Active low - inactive state is high impedance

 $\underline{2}$ / Address and data busses are all active high and in the high impedance state when idle.

STANDARD MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000

SIZE A		5962-88628
	REVISION LEVEL C	SHEET 25

- 6.6 Sources of supply.
- 6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.
- 6.6.2 <u>Approved sources of supply for device class M.</u> Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.
- 6.7 <u>Additional information</u>. A copy of the following additional data shall be maintained and available from the device manufacturer:
 - a. RHA upset levels.
 - b. Test conditions (SEP).
 - c. Number of upsets (SEP).
 - d. Number of transients (SEP).
 - e. Occurrence of latchup (SEP).

STANDARD MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000

SIZE A		5962-88628
	REVISION LEVEL C	SHEET 26

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 01-06-14

Approved sources of supply for SMD 5962-88628 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-8862801XA	65342	UT1553BCRTGA
5962-8862801XC	65342	UT1553BCRTGC
5962-8862801YA	65342	UT1553BCRTWA
5962-8862801YC	65342	UT1553BCRTWC
5962-8862801ZA	65342	UT1553BCRTAA
5962-8862801ZC	65342	UT1553BCRTAC
5962-8862801TA	65342	UT1553BCRTFA
5962-8862801TC	65342	UT1553BCRTFC
5962H8862801XA	65342	UT1553BCRTGAH
5962H8862801XC	65342	UT1553BCRTGCH
5962H8862801YA	65342	UT1553BCRTWAH
5962H8862801YC	65342	UT1553BCRTWCH
5962H8862801ZA	65342	UT1553BCRTAAH
5962H8862801ZC	65342	UT1553BCRTACH
5962H8862801TA	65342	UT1553BCRTFAH
5962H8862801TC	65342	UT1553BCRTFCH
5962H8862801VXA	65342	UT1553BCRTVGAH
5962H8862801VXC	65342	UT1553BCRTVGCH
5962H8862801VYA	65342	UT1553BCRTVWAH
5962H8862801VYC	65342	UT1553BCRTVWCH
5962H8862801VZA	65342	UT1553BCRTVAAH
5962H8862801VZC	65342	UT1553BCRTVACH
5962H8862801VTA	65342	UT1553BCRTVFAH
5962H8862801VTC	65342	UT1553BCRTVFCH

- The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the Vendor to determine its availability.
- <u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number

Vendor name and address

65342

Aeroflex UTMC Microelectronics System Inc. 4350 Centennial Boulevard Colorado Springs, Colorado 80907-3486

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.