FINAL

Am27C1024

1 Megabit (65,536 x 16-Bit) CMOS EPROM



DISTINCTIVE CHARACTERISTICS

- **■** Fast access time
 - -- 85 ns
- Low power consumption
 - 20 μA typical CMOS standby current
- JEDEC-approved 40-Pin DIP and 44-Pin LCC pinouts
- Single +5 V power supply
- **■** ±10% power supply tolerance available

- 100% Flashrite[™] programming
 - Typical programming time of 8 seconds
- Latch-up protected to 100 mA from −1 V to V_{cc} + 1 V
- **■** High noise immunity
- Versatile features for simple interfacing
 - Both CMOS and TTL input/output compatibility
 - Two line control functions
- DESC SMD No. 5962-86805

GENERAL DESCRIPTION


The Am27C1024 is a 1 Mbit ultraviolet erasable programmable read-only memory. It is organized as 64K words by 16 bits per word, operates from a single +5 V supply, has a static standby mode, and features fast single address location programming. Products are available in windowed ceramic DIP and LCC packages as well as plastic one time programmable (OTP) PDIP and PLCC packages.

Typically, any byte can be accessed in less than 85 ns, allowing operation with high-performance microprocessors without any WAIT states. The Am27C1024 offers separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE})

controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 125 mW in active mode, and 100 μ W in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The Am27C1024 supports AMD's FlashriteTM programming algorithm (100 µs pulses) resulting in a typical programming time of 8 seconds.



Publication# 06780 Rev. G Amendment/0 Issue Date: July 1993


AMD 🗖

PRODUCT SELECTOR GUIDE

Family Part No.	Am27C1024							
Ordering Part No: Vcc ± 5%	-85					-255		
Vcc ± 10%	·	-90	-120	-150	-200	-250		
Max Access Time (ns)	85	90	120	150	200	250		
CE (E) Access Time (ns)	85	90	120	150	200	250		
OE (G) Access Time (ns)	45	45	50	65	75	100		

CONNECTIONS DIAGRAMS

Top View



Notes:

Vss

- 2. Don't use (DU) for PLCC.

PIN DESIGNATIONS

A0-A15 Address Inputs CE (E) Chip Enable DQ0-DQ15 =Data Inputs/Outputs OE (G) Output Enable Input **PGM** Program Enable Input Vcc Vcc Supply Voltage VPP **Program Supply Voltage**


Ground

A0-A15 DQ0-DQ15 CE (E) PGM (P) OE (G)/Vpp 06780G-4

LOGIC SYMBOL

ORDERING INFORMATION **EPROM Products**

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:




Valid Combinations							
AM27C1024-85	DC, DCB, DI, DIB,						
AM27C1024-90	LC, LCB, LI, LIB						
AM27C1024-120	DC, DCB, DI,						
AM27C1024-150	DIB, DE, DEB,						
AM27C1024-200	LCB, LIB, LE,						
AM27C1024-255	LEB, LC, LI						

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

ORDERING INFORMATION **OTP Products**

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



Valid Combinations						
AM27C1024-90	PC, JC					
AM27C1024-120						
AM27C1024-150	PC. JC. Pl. JI					
AM27C1024-200	PO, 30, PI, 31					
AM27C1024-255						


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

ORDERING INFORMATION

Military APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883 requirements. The order number (Valid Combination) is formed by a combination of:



Valid Combinations					
AM27C1024-120					
AM27C1024-150					
AM27C1024-170	/BQA, /BUA				
AM27C1024-200					
AM27C1024-250					

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

FUNCTIONAL DESCRIPTION

Erasing the Am27C1024

In order to clear all locations of their programmed contents, it is necessary to expose the Am27C1024 to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase an Am27C1024. This dosage can be obtained by exposure to an ultraviolet lamp—wavelength of 2537 (Å)—with intensity of 12,000 uW/cm² for 15 to 20 minutes. The Am27C1024 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27C1024 and similar devices will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537 Å, exposure to fluorescent light and sunlight will eventually erase the Am27C1024 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

Programming the Am27C1024

Upon delivery or after each erasure the Am27C1024 has all 1,048,576 bits in the "ONE" or HIGH state. "ZE-ROs" are loaded into the Am27C1024 through the procedure of programming.

The programming mode is entered when 12.75 V \pm 0.25 V is applied to the VPP pin and CE and PGM are at Vii.

For programming, the data to be programmed is applied 16 bits in parallel to the data output pins.

The Flashrite algorithm reduces programming time by using 100 µs programming pulses and by giving each address only as many pulses as is necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, additional pulses are given until it verifies or the maximum is reached. This process is repeated while sequencing through each address of the Am27C1024. This part of the algorithm is done at V_{CC} = 6.25 V to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the final address is completed, the entire EPROM memory is verified at $V_{CC} = V_{PP} = 5.25 \text{ V}.$

Please refer to Section 6 for programming flow chart and characteristics.

Program Inhibit

Programming of multiple Am27C1024 in parallel with different data is also easily accomplished. Except for CE, all like inputs of the parallel Am27C1024 may be common. A TTL low-level program pulse applied to an Am27C1024 $\overline{\text{CE}}$ input with $V_{PP} = 12.75 \text{ V} \pm 0.25 \text{ V}$, and PGM Low will program that Am27C1024. A high-level CE input inhibits the other Am27C1024 devices from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with OE and CE at VII. PGM at $V_{\rm H}$ and $V_{\rm PP}$ between 12.75 V \pm 0.25 V.

Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25°C ± 5°C ambient temperature range that is required when programming the Am27C1024.

To activate this mode, the programming equipment must force 12.0 V ± 0.5 V open address the A9 of the Am27C1024. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from VIL to VIH. All other address lines must be held at V_{IL} during auto select mode.

Byte 0 (A0 = V_{1L}) represents the manufacturer code, and byte 1 (A0 = V_{IH}), the device code, For the Am27C1024. these two identifier bytes are given in the Mode Select Table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit.

Read Mode

The Am27C1024 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (CE) is the power control and should be used for device selection. Output Enable (OE) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tacc) is equal to the delay from CE to output (tce). Data is available at the outputs to after the falling edge of OE, assuming that CE has been LOW and addresses have been stable for at least tACC-tOE.

Standby Mode

The Am27C1024 has a CMOS standby mode which reduces the maximum V_{CC} current to 100 μ A. It is placed in CMOS-standby when \overline{CE} is at $V_{CC} \pm 0.3$ V. The Am27C1024 also has a TTL-standby mode which reduces the maximum Vcc current to 1.0 mA. It is placed in TTL-standby when \overline{CE} is at V_{IH} . When in standby mode, the outputs are in a high-impedance state, independent of the OE input.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- Low memory power dissipation
- Assurance that output bus contention will not occur

It is recommended that \overline{CE} be decoded and used as the primary device-selecting function, while OE be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in low-power standby mode and that the output pins are only active when data is desired from a particular memorv device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 µF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and Vss to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7 µF bulk electrolytic capacitor should be used between Vcc and Vss for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE

Mode	Pins	CE	ŌĒ	PGM	A0	A 9	Vpp	Outputs
Read		VıL	VIL	Х	Х	Х	Vcc	Роит
Output Disable		Х	VIH	Х	Х	Х	Vcc	Hi-Z
Standby (TTL)	<u> </u>	ÝИН	Х	Х	Х	х	Vcc	Hi-Z
Standby (CMOS	3)	Vcc ± 0.3 V	Х	Х	Х	Х	Vcc	Hi-Z
Program		VIL	х	VIL	х	×	Vpp	DIN
Program Verify		VIL	VIL	Viн	Х	х	Vpp	Dout
Program Inhibit		ViH	Х	Х	Х	×	Vpp	Hi-Z
Auto Select	Manufacturer Code	VıL	VIL	Viн	VIL	Vн	Vcc	01H
(Note 3)	Device Code	VIL	VIL	ViH	ViH	Vн	Vcc	8CH

Notes:

- 1. $V_H = 12.0 V \pm 0.5 V$
- 2. X = Either VIH or VII
- 3. $A1-A8 = A0-A15 = V_{11}$
- 4. See DC Programming Characteristics for VPP voltage during programming.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature OTP Products65°C to +125°C All Other Products65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Voltage with Respect to V_{SS} All pins except A9,V $_{PP}$,V $_{CC}$. -0.6 V to V $_{CC}$ + 0.5 V
A9 and V _{PP} 0.6 V to +13.5 V
Vcc0.6 V to +7.0 V

Notes:

- 1. Minimum DC voltage on input or I/O pins is -0.5 V. During transitions, the inputs may overshoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O pins is Vcc + 0.5 V which may overshoot to Vcc + 2.0 V for periods up to 20 ns.
- 2. For A9 and V_{PP} the minimum DC input is -0.5 V. During transitions, A9 and VPP may overshoot Vss to -2.0 V for periods of up to 20 ns. A9 and VPP must not exceed 13.5 V for any period of time.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING RANGES

Case Temperature (T _C) 0°C to	+70°C
Industrial (I) Devices Case Temperature (T _C)40°C to	+85°C
Extended Commercial (E) Devices Case Temperature (T _C)55°C to -	+125°C
Military (M) Devices Case Temperature (T _C)55°C to -	+125°C
Supply Read Voltages Vcc for Am27C1024-XX5 +4.75 V to +	
Vcc for Am27C1024-XX0 +4.50 V to -	-5 50 V

Operating ranges define those limits between which the functionality of the device is quaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 2 and 4) (for APL Products, Group A, Subgroups 1, 2, 3, 7 and 8 are tested unless otherwise noted)

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit		
Vон	Output HIGH Voltage	Юн = -400 μA		2.4		V	
Vol	Output LOW Voltage	loL = 2.1 mA			0.45	٧	
ViH	Input HIGH Voltage			2.0	Vcc + 0.5	٧	
Vil	Input LOW Voltage			-0.5	+0.8	V	
lu	Input Load Current	Vin = 0 V to +Vcc	C/I Devices		1.0	μA	
			E/M Devices		5.0	μη.	
llo	Output Leakage Current	Vout = 0 V to +Vcc	C/I Devices		1.0		
			E/M Devices		5.0	μА	
lcc ₁	V _{CC} Active Current (Note 3)	CE = V _{IL} , f = 5 MHz	C/I Devices		30	mA	
	(11010 0)	E/M Devices			50		
lcc2	V _{CC} TTL Standby Current	CE = VIH		1.0	mΑ		
lссз	V _{CC} CMOS Standby Current	CE = Vcc ± 0.3 V		100	μА		
IPP1	V _{PP} Current During Read	CE = OE = VIL, VPP =	Vcc		100	μА	

Notes:

- 1. V_{CC} must be applied simultaneously or before V_{PP}, and removed simultaneously or after V_{PP}.
- 2. Caution: The Am27C1024 must not be removed from (or inserted into) a socket when Vcc or Ver is applied.
- 3. I_{CC1} is tested with $\overline{OE}/V_{PP} = V_{IH}$ to simulate open outputs.
- 4. Minimum DC Input Voltage is -0.5 V. During transitions, the inputs may overshoot to -2.0 V for periods less than 20 ns. Maximum DC Voltage on output pins is $V_{CC} + 0.5 V$, which may overshoot to $V_{CC} + 2.0 V$ for periods less than 20 ns.





Figure 1. Typical Supply Current vs. Frequency $V_{CC} = 5.5 \text{ V}, T = 25^{\circ}\text{C}$



06780G-5

Figure 2. Typical Supply Current vs. Temperature $V_{CC} = 5.5$, f = 5 MHz



CAPACITANCE

Parameter		Test	CD	V040	CLV	/044	PD	040	PL	044	
Symbol	Parameter Description	Conditions	Тур	Max	Тур	Max	Тур	Max	Тур	Max	Unit
CIN	Input Capacitance	VIN = 0	9	12	8	12	7	12	8	10	рF
Cour	Output Capacitance	Vout = 0	12	14	11	14	11	14	11	14	pF

Notes:

- 1. This parameter is only sampled and not 100% tested.
- 2. $T_A = +25^{\circ}C$, f = 1 MHz.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 3 and 4) (for APL Products, Group A, Subgroups 9, 10 and 11 are tested unless otherwise noted)

	meter nbols				Am27C1024							•	
JEDEC	Standard	Parameter Description	Test Conditions		-85	-90	-120	-150	-200	-255 -250	Unit		
tavqv	tACC	Address to	CE = OE = VIL	Min		Ī							
		Output Delay		Max	85	90	120	150	200	250	ns		
TELQV	tce	Chip Enable to	OE = VIL	Min									
		Output Delay		Max	85	90	120	150	200	250	ns		
tGLQV	toE	Output Enable to	CE = VIL	Min									
		Output Delay		Max	45	45	50	65	75	75	ns		
TEHOZ	tDF	Chip Enable HIGH or		Min	l –	_	_	_	_	_	ns		
tghoz	(Note 2)	Output Enable HIGH, whichever comes first, to Output Float		Max	40	40	50	50	50	50	ns		
taxox	tон	Output Hold from		Min	0	0	0	0	0	0	ns		
		Addresses, CE, or OE, whichever occurred first		Max									


Notes:

- 1. Vcc must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27C1024 must not be removed from (or inserted into) a socket or board when VPP or Vcc is applied.
- 4. Output Load: 1 TTL gate and $C_L = 100 pF$ Input Rise and Fall Times: 20 ns


Input Pulse Levels: 0.45 V to 2.4 V

Timing Measurement Reference Level: 0.8 V and 2 V inputs and outputs

SWITCHING TEST CIRCUIT



SWITCHING TEST WAVEFORM




06780G-7

AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0." Input pulse rise and fall times are < 20 ns.

KEY TO SWITCHING TEST WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	Must Be Steady	Will Be Steady
	May Change from H to L	Will Be Changing from H to L
	May Change from L to H	Will Be Changing from L to H
	Don't Care, Any Change Permitted	Changing State Unknown
>>	Does Not Apply	Center Line is High Impedence "Off" State
		KS00001

SWITCHING WAVEFORMS



Notes:

- 1. OE may be delayed up to tACC tOE after the falling edge of the addresses without impact on tACC.
- 2. top is specified from OE or CE, whichever occurs first.