

- Industry Standard PCMCIA Cards
- Standard Card Size (85.6 mm × 54.0 mm × 3.3 mm)
- Single 5-V Power Supply ($\pm 5\%$ Tolerance)
- Utilize TSOP (Thin Small Outline Package) OTP PROM (One Time Programmable Read-Only Memory)
- 68-Pin PCMCIA (Rev. 2.0) / JEIDA (Rev. 4.1) Compatible
- 8-Bit or 16-Bit User-Configurable Organizations
- Low Power Dissipation
- Operating Free-Air Temperature Range 0°C to 55°C
- Standard 68 Pin Two-Piece Connector
- All Inputs and Outputs are Fully TTL Compatible
- 3-State Output

 68-PIN MEMORY CARD[†]
 (CONNECTOR VIEW)

T-81-27-90

GND	1	<input type="checkbox"/>	<input type="checkbox"/>	35	GND
D3	2	<input type="checkbox"/>	<input type="checkbox"/>	36	CD1
D4	3	<input type="checkbox"/>	<input type="checkbox"/>	37	D11
D5	4	<input type="checkbox"/>	<input type="checkbox"/>	38	D12
D6	5	<input type="checkbox"/>	<input type="checkbox"/>	39	D13
D7	6	<input type="checkbox"/>	<input type="checkbox"/>	40	D14
CE1	7	<input type="checkbox"/>	<input type="checkbox"/>	41	D15
A10	8	<input type="checkbox"/>	<input type="checkbox"/>	42	CE2
OE	9	<input type="checkbox"/>	<input type="checkbox"/>	43	NC
A11	10	<input type="checkbox"/>	<input type="checkbox"/>	44	NC
A9	11	<input type="checkbox"/>	<input type="checkbox"/>	45	NC
A8	12	<input type="checkbox"/>	<input type="checkbox"/>	46	A17
A13	13	<input type="checkbox"/>	<input type="checkbox"/>	47	A18
A14	14	<input type="checkbox"/>	<input type="checkbox"/>	48	A19
PGM	15	<input type="checkbox"/>	<input type="checkbox"/>	49	NC
NC	16	<input type="checkbox"/>	<input type="checkbox"/>	50	NC
V _{CC}	17	<input type="checkbox"/>	<input type="checkbox"/>	51	V _{CC}
V _{PP1}	18	<input type="checkbox"/>	<input type="checkbox"/>	52	V _{PP2}
A16	19	<input type="checkbox"/>	<input type="checkbox"/>	53	NC
A15	20	<input type="checkbox"/>	<input type="checkbox"/>	54	NC
A12	21	<input type="checkbox"/>	<input type="checkbox"/>	55	NC
A7	22	<input type="checkbox"/>	<input type="checkbox"/>	56	NC
A6	23	<input type="checkbox"/>	<input type="checkbox"/>	57	NC
A5	24	<input type="checkbox"/>	<input type="checkbox"/>	58	NC
A4	25	<input type="checkbox"/>	<input type="checkbox"/>	59	NC
A3	26	<input type="checkbox"/>	<input type="checkbox"/>	60	NC
A2	27	<input type="checkbox"/>	<input type="checkbox"/>	61	REG
A1	28	<input type="checkbox"/>	<input type="checkbox"/>	62	NC
A0	29	<input type="checkbox"/>	<input type="checkbox"/>	63	NC
D0	30	<input type="checkbox"/>	<input type="checkbox"/>	64	D8
D1	31	<input type="checkbox"/>	<input type="checkbox"/>	65	D9
D2	32	<input type="checkbox"/>	<input type="checkbox"/>	66	D10
WP	33	<input type="checkbox"/>	<input type="checkbox"/>	67	CD2
GND	34	<input type="checkbox"/>	<input type="checkbox"/>	68	GND

NC = No internal connection.

[†] Pinout shown is for maximum density card. See pin assignment table for specifics.

available organizations

PART NUMBER	ORGANIZATION	ACCESS TIME	TOTAL DENSITY	CONNECTOR
CMS68P256-200, CMS68P256N-200 [‡]	256K × 8 / 128K × 16	200 ns	256K-Bytes	Two-piece, 68 pin
CMS68P512-200, CMS68P512N-200 [‡]	512K × 8 / 256K × 16	200 ns	512K-Bytes	Two-piece, 68 pin
CMS68P1MB-200, CMS68P1MBN-200 [‡]	1 MEG × 8 / 512K × 16	200 ns	1024K-Bytes	Two-piece, 68 pin


[‡] CMS68PxxxN devices do not include attribute memory.

ADVANCE INFORMATION concerns new products in the sampling or pre-production phase of development. Characteristics data and other specifications are subject to change without notice.

Copyright © 1992, Texas Instruments Incorporated




pin assignments



CMS68P256	CMS68P512	CMS68P1MB	PIN NUMBER	PIN NUMBER	CMS68P1MB	CMS68P512	CMS68P256
GND	GND	GND	1	35	GND	GND	GND
D3	D3	D3	2	36	CD1	CD1	CD1
D4	D4	D4	3	37	D11	D11	D11
D5	D5	D5	4	38	D12	D12	D12
D6	D6	D6	5	39	D13	D13	D13
D7	D7	D7	6	40	D14	D14	D14
CE1	CE1	CE1	7	41	D15	D15	D15
A10	A10	A10	8	42	CE2	CE2	CE2
OE	OE	OE	9	43	NC	NC	NC
A11	A11	A11	10	44	NC	NC	NC
A9	A9	A9	11	45	NC	NC	NC
A8	A8	A8	12	46	A17	A17	A17
A13	A13	A13	13	47	A18	A18	NC
A14	A14	A14	14	48	A19	NC	NC
PGM	PGM	PGM	15	49	NC	NC	NC
NC	NC	NC	16	50	NC	NC	NC
VCC	VCC	VCC	17	51	VCC	VCC	VCC
VPP1	VPP1	VPP1	18	52	VPP2	VPP2	VPP2
A16	A16	A16	19	53	NC	NC	NC
A15	A15	A15	20	54	NC	NC	NC
A12	A12	A12	21	55	NC	NC	NC
A7	A7	A7	22	56	NC	NC	NC
A6	A6	A6	23	57	NC	NC	NC
A5	A5	A5	24	58	NC	NC	NC
A4	A4	A4	25	59	NC	NC	NC
A3	A3	A3	26	60	NC	NC	NC
A2	A2	A2	27	61	REG	REG	REG
A1	A1	A1	28	62	NC	NC	NC
A0	A0	A0	29	63	NC	NC	NC
D0	D0	D0	30	64	D8	D8	D8
D1	D1	D1	31	65	D9	D9	D9
D2	D2	D2	32	66	D10	D10	D10
WP	WP	WP	33	67	CD2	CD2	CD2
GND	GND	GND	34	68	GND	GND	GND

functional block diagram



ADVANCE INFORMATION

pin description

SYMBOL	FUNCTION
A0-A19	Address inputs. Lines driven by the host which enable direct addressing of up to 1 megabyte of memory. Signal A0 is not used in word access mode. Signal A19 is the most significant bit.
D0-D15	Bidirectional data bus. The most significant bit is D15. Bit number and significance decrease downward to D0.
CE1, CE2	Active-low card. Enables signals driven by the host: CE1 is used to enable even bytes, CE2 to enable odd bytes. A multiplexing scheme based on A0, CE1, and CE2 allows 8-bit hosts to access all data on D0-D7 if desired.
OE	Active-low signal. Driven by the host; used to gate memory-read data from the memory card.
PGM	Programming enable signal.
VPP1	Programming voltage 1.
VPP2	Programming voltage 2.
CD1, CD2	Card detect. Signals for proper memory card insertion detection. The signals are connected to ground internally on the memory card.
WP	Write protect. Status signal of write protect. Switch on the memory card.
REG	When active access to the memory card is limited to Attribute Memory used to record capacity and other configuration and attribute information.
VCC	Power supply.
GND	Ground.
NC	No connection.

ADVANCE INFORMATION

function table

FUNCTION MODE	REG	CE2	CE1	A0	OE	PGM	VPP2	VPP1	D8-D15	D0-D7
Standby	X	H	H	X	X	X	VCC	VCC	HI-Z	HI-Z
Read (x8)	H	H	L	L	L	H	VCC	VCC	HI-Z	EV-BY
	H	H	L	H	L	H	VCC	VCC	HI-Z	OD-BY
Read (x16)	H	L	L	X	L	H	VCC	VCC	OD-BY	EV-BY
OD-BY Read	H	L	H	X	L	H	VCC	VCC	OD-BY	HI-Z
Write (x8)	H	H	L	L	H	H	VCC	VPP	XXX	EV-BY
	H	H	L	H	H	L	VPP	VCC	XXX	OD-BY
Write (x16)	H	L	L	X	H	L	VPP	VPP	OD-BY	EV-BY
OD-BY Write	H	L	H	X	H	L	VPP	VCC	OD-BY	XXX

EV-BY = Even Byte

OD-BY = Odd Byte

HI-Z = High Impedance

X = V_IL or V_IH

XXX = Don't Care

attribute memory read function

FUNCTION MODE	REG	CE2	CE1	A0	OE	WE	VPP2	VPP1	D8-D15	D0-D7
Standby Mode	X	H	H	X	X	X	VCC	VCC	HI-Z	HI-Z
Byte access (8 bits)	L	H	L	L	L	H	VCC	VCC	HI-Z	EV-BY
	L	H	L	H	L	H	VCC	VCC	HI-Z	Not Valid
Byte access (16 bits)	L	L	L	X	L	H	VCC	VCC	Not Valid	EV-BY
Odd-byte-only access	L	L	H	X	L	H	VCC	VCC	Not Valid	HI-Z



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} (see Note 1)	- 0.6 V to 7 V
Supply voltage range, V _{PP} (see Note 1)	- 0.5 to 14 V
Input voltage range, (see Note 1)	- 0.5 to 6.5 V
Output voltage range, (see Note 1)	- 0.5 to V _{CC}
Operating free-air temperature range	- 0°C to 55°C
Storage temperature range	- 40°C to 70°C
Connector insertion cycles	10 000

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "recommended operating conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Under absolute maximum ratings, voltage values are with respect to GND.

recommended operating conditions

			MIN	TYP	MAX	UNIT
V _{CC}	Supply voltage	Read mode (see Note 2)	4.75	5	5.25	V
		SNAPI Pulse programming algorithm	6.25	6.5	6.75	V
V _{PP}	Supply voltage	Read mode (see Note 3)	V _{CC} - 0.6	V _{CC}	V _{CC} + 0.6	V
		SNAPI Pulse programming algorithm	12.75	13	13.25	V
V _{IH}	High-level input voltage	TTL	2.0	V _{CC} + 0.5	V	
		CMOS	V _{CC} - 0.2	V _{CC} + 0.5	V	
V _{IL}	Low-level input voltage	TTL	- 0.5	0.8	V	
		CMOS	- 0.5	GND + 0.2	V	
T _A	Operating free-air temperature		0		55	°C

NOTES: 2. V_{CC} must be applied before or at the same time as V_{PP} and removed after or at the same time as V_{PP}. The device must not be inserted into or removed from the board when V_{PP} or V_{CC} is applied.
 3. V_{PP} can be connected to V_{CC} directly (except in the program mode). V_{CC} supply current in this case would be I_{CC} + I_{PP}. During programming, V_{PP} must be maintained at 13 V ± 0.25 V.

electrical characteristics over full range of operating conditions

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
V _{OH}	High-level output voltage (except WP)	I _{OH} = 12 mA, V _I = 0.9 V _{CC}	3.7		V
		I _{OH} = 1.2 mA, V _I = 0.9 V _{CC}	4.4		
V _{OL}	Low-level output voltage (except CD1, CD2)	I _{OL} = 12 mA, V _I = 0.1 V _{CC}	0.5		V
		I _{OL} = 1.2 mA, V _I = 0.1 V _{CC}	0.1		
I _I	Input current (leakage)	V _I = 0 to 5.25 V		±1	µA
I _O	Output current (leakage)	V _O = 0 to V _{CC}		±1	µA
I _{PP1}	V _{PP} supply current	V _{PP} = V _{CC} = 5.25 V		10	µA
I _{PP2}	V _{PP} supply current (during program pulse)	V _{PP} = 13 V		50	mA
I _{CC1}	V _{CC} supply current (standby)	TTL-input level	V _{CC} = 5.25 V, C _{Ex} = V _{IH}	10	mA
		CMOS-input level	V _{CC} = 5.25 V, C _{Ex} = V _{CC} ± 0.2 V	2	
I _{CC2}	V _{CC} supply current (active)		V _{CC} = 5.25 V, C _{Ex} = V _{IL} , t _{cycle} = Minimum cycle time [†] , outputs open	100	mA

[†] Minimum cycle time = maximum access time.

capacitance over recommended ranges of supply voltage and free-air temperature, $f = 1 \text{ MHz}^{\dagger}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
C_I Input capacitance	$V_I = 0, f = 1 \text{ MHz}$			80	pF
C_O Output capacitance	$V_O = 0, f = 1 \text{ MHz}$			80	pF

[†] Capacitance measurements are made on sample basis only.

switching characteristics over full range of recommended operating conditions

PARAMETER	TEST CONDITIONS (SEE NOTES 4 & 5)	MIN	MAX	UNIT
$t_{a(A)}$ Access time from address	CL = 100 pF, 1 Series 74 TTL load, Input $t_f \leq 20 \text{ ns}$, Input $t_r \leq 20 \text{ ns}$		200	ns
$t_{a(E)}$ Access time from chip enable			200	ns
$t_{en(G)}$ Output enable time from \overline{OE}			75	ns
t_{dis} Output disable time from \overline{OE} or \overline{CEx} , whichever occurs first [‡]		0	60	ns
$t_{v(A)}$ Output data valid time after change of address CEx or \overline{OE} whichever occurs first		0		ns

[‡] Value calculated from 0.5 V delta to measured output level.

NOTES: 4. For all switching characteristics the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low (reference AC testing wave form).
 5. Common test conditions apply for t_{dis} except during programming.



switching characteristics for programming: $V_{CC} = 6.5 \text{ V}$ and $V_{PP} = 13 \text{ V}$ (SNAPI Pulse), $T_A = 25^\circ\text{C}$ (see Note 4)

PARAMETER	MIN	NOM	MAX	UNIT
$t_{dis(G)}$ Output disable time from \overline{OE}	0	130		ns
$t_{en(G)}$ Output enable time from OE		150		ns


recommended timing requirements for programming: $V_{CC} = 6.5 \text{ V}$ and $V_{PP} = 13 \text{ V}$ (SNAPI Pulse), $T_A = 25^\circ\text{C}$ (see Note 4)

PARAMETER	MIN	TYP	MAX	UNIT	
$t_w(GPM)$ Program pulse duration	SNAPI Pulse programming algorithm	95	100	105	μs
$t_{su(A)}$ Address setup time		2	10		μs
$t_{su(E)}$ CE setup time		2			μs
$t_{su(G)}$ \overline{OE} setup time		2			μs
$t_{su(D)}$ Data setup time		2			μs
$t_{su(VPP)}$ V_{PP} setup time		2			μs
$t_{su(VCC)}$ V_{CC} setup time		2			μs
$t_h(A)$ Address hold time		0			μs
$t_h(D)$ Data hold time		2			μs

NOTE 4: For all switching characteristics the input pulse levels are 0.4 V to 2.4 V. Timing measurements are made at 2 V for logic high and 0.8 V for logic low (reference AC testing wave form).

PARAMETER MEASUREMENT INFORMATION**Figure 1. AC Test Output Load Circuit****AC testing Input/output wave forms**

AC testing inputs are driven at 2.4 V for logic high and 0.4 V for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for logic low for both inputs and outputs.



D0-D7 ($\overline{CE1} = L, \overline{CE2} = H$) or
D8-D15 ($\overline{CE1} = H, \overline{CE2} = L$) or
D0-D15 ($\overline{CE1} = H, \overline{CE2} = L$)

Figure 2. Read Cycle Timing

PARAMETER MEASUREMENT INFORMATION





Figure 3. Attribute Memory Read Cycle Timing



[†] $t_{dis(G)}$ and $t_{en(G)}$ are characteristics of the device but must be accommodated by the programmer.

[‡] $V_{PP} = 13\text{ V}$ and $V_{CC} = 6.5\text{ V}$ for SNAPI Pulse programming.

Figure 4. Program Cycle Timing (SNAPI Pulse Programming)


PARAMETER MEASUREMENT INFORMATION

Figure 5. SNAP! Pulse Programming Flowchart