


PRELIMINARY

DESCRIPTION:

The DPS256X32AV3 "VERSA-STACK" module is a revolutionary new high speed memory subsystem using Dense-Pac Microsystems' ceramic Stackable Leadless Chip Carriers (SLCC) mounted on a co-fired ceramic substrate. It offers 8 Megabits of SRAM in a package envelope of 1.09 x 1.09 x 0.40 inches.



The DPS256X32AV3 contains eight individual 128K x 8 SRAMs, packaged in their own hermetically sealed SLCCs making the module suitable for commercial, industrial and military applications.

By using SLCCs, the "Versa-Stack" family of modules offers a higher board density of memory than available with conventional through-hole, surface mount, module, or hybrid techniques.



FEATURES:

- Organizations Available:
256K x 32, 512K x 16, or 1024K x 8
- Access Times:
35*, 45, 55, 70ns
- Fully Static Operation - No clock or refresh required
- Low Power Dissipation:
500μW (typ.) Full Standby
550mW (typ.) Operating (x8)
- Single +5V Power Supply,
±10% Tolerance
- TTL Compatible
- Common Data Inputs and Outputs
- Low Data Retention Current:
40μA typ. (2.0V)
- 66-Pin PGA "VERSA-STACK"
Package
- Commercial only.



PIN NAMES	
A0 - A16	Address Inputs
I/O0 - I/O31	Data Input/Output
CE0 - CE7	Low Chip Enables
SEL0, SEL1	High Chip Enables
WE	Write Enable
OE	Output Enable
VDD	Power (+5V)
VSS	Ground

PRELIMINARY

RECOMMENDED OPERATING RANGE ³					
Symbol	Characteristic	Min.	Typ.	Max.	Unit
V _{DD}	Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input HIGH Voltage	2.2		V _{DD} +0.3	V
V _{IL}	Input LOW Voltage	-0.5 ²		0.8	V
T _A	Operating Temp.	-55	+25	+125	°C

CAPACITANCE ⁴ : T _A = 25°C, F = 1.0MHz				
Symbol	Parameter	Max.	Unit	Condition
C _{ADR}	Address Input	100	pF	V _{IN} ² = 0V
C _{CE}	Chip Enable	30		
C _{SEL}	Active High Chip Select	40		
C _{WE}	Write Enable	50		
C _{OE}	Output Enable	90		
C _{I/O}	Data Input/Output	30		

DC OUTPUT CHARACTERISTICS					
Symbol	Parameter	Conditions	Min.	Max.	Unit
V _{OH}	HIGH Voltage	I _{OH} = -1.0mA	2.4	-	V
V _{OL}	LOW Voltage	I _{OL} = 2.1mA	-	0.4	V

TRUTH TABLE						
Mode	SEL	CE	WE	OE	I/O Pin	Supply Current
Not Selected	L	X	X	X	HIGH-Z	Standby
Not Selected	X	H	X	X	HIGH-Z	Standby
DOUT Disable	H	L	H	H	HIGH-Z	Active
Read	H	L	H	L	DOUT	Active
Write	H	L	L	X	DIN	Active

H=HIGH

L=LOW

X=Don't Care

ABSOLUTE MAXIMUM RATINGS ³				
Symbol	Parameter	Value	Unit	
T _{STC}	Storage Temperature	-65 to +150	°C	
T _{BIAS}	Temperature Under Bias	-55 to +125	°C	
V _{DD}	Supply Voltage ¹	-0.5 to +7.0	V	
V _{I/O}	Input/Output Voltage ¹	-0.5 to V _{DD} +0.5	V	

DC OPERATING CHARACTERISTICS: Over operating ranges										
Symbol	Characteristics	Test Conditions	TYP. (*)	C		I		M		Unit
				Min.	Max.	Min.	Max.	Min.	Max.	
I _{IN}	Input Leakage Current	V _{IN} = 0V to V _{DD}	-	-20	+20	-20	+20	-20	+20	µA
I _{OUT}	Output Leakage Current	V _{I/O} = 0V to V _{DD} , CE or OE = V _{IH} , or WE = V _{IL}	-	-4	+4	-4	+4	-4	+4	µA
I _{CC1}	Active Supply Current	CE = V _{IL} , V _{IN} = V _{IH} or V _{IL} , I _{OUT} = 0mA	X8	80	140	185	185	mA		
			X16	115	200	250				
			X32	180	320	380				
I _{CC2}	Operating Supply Current	Cycle = min., Duty = 100% I _{OUT} = 0mA	X8	110	180	225	225	mA		
			X16	175	280	330				
			X32	300	480	540				
I _{SB1}	Full Standby Supply Current (CMOS)	V _{IN} ≥ V _{DD} - 0.2V or V _{IN} ≤ V _{SS} + 0.2V	0.1	8.0	16.0	24.0	mA			
I _{SB2}	Standby Current (TTL)	CE = V _{IH}	48	80	120	120	mA			
I _{DR3}	Data Retention Supply Current (3V)	V _{DR} = 3V, CE ≥ V _{DR} - 0.2V, or SEL ≤ 0.2V	80	960	1600	5600	µA			
I _{DR2}	Data Retention Supply Current (2V)	V _{DR} = 2V, CE ≥ V _{DR} - 0.2V, SEL ≥ V _{DR} - 0.2V or SEL ≤ 0.2V	40	800	1360	4000	µA			
V _{OL}	Output Low Voltage	I _{OUT} = 2.1mA	-	0.4	0.4	0.4	V			
V _{OH}	Output High Voltage	I _{OUT} = -1.0mA	-	2.4	2.4	2.4	V			


* Typical measurements made at +25°C, Cycle = min., V_{DD} = 5.0V.

PRELIMINARY

AC TEST CONDITIONS	
Input Pulse Levels	0V to 3.0V
Input Pulse Rise and Fall Times	5ns
Input and Output Timing Reference Levels	1.5V

OUTPUT LOAD		
Load	C _L	Parameters Measured
1	100 pF	except t _{LZ1} , t _{LZ2} , t _{HZ1} , t _{HZ2} , t _{OHZ} , t _{OLZ} , and t _{WHZ}
2	5 pf	t _{LZ1} , t _{LZ2} , t _{HZ1} , t _{HZ2} , t _{OHZ} , t _{OLZ} , and t _{WHZ}

Figure 1. Output Load
* Including Probe and Jig Capacitance.



AC OPERATING CONDITIONS AND CHARACTERISTICS - READ CYCLE: Over operating ranges											
No.	Symbol	Parameter	-35†		-45		-55		-70		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
1	t _{RC}	Read Cycle Time	35		45		55		70		ns
2	t _{AA}	Address Access Time		35		45		55		70	ns
3	t _{CO1}	Chip Enable (CE) to Output Valid		35		45		55		70	ns
4	t _{CO2}	Chip Enable (SEL) to Output Valid		35		45		55		70	ns
5	t _{OE}	Output Enable to Output Valid		20		25		30		40	ns
6	t _{LZ1}	Chip Enable (CE) to Output in LOW-Z 4, 5	5		5		5		5		ns
7	t _{LZ2}	Chip Enable (SEL) to Output in LOW-Z 4, 5	5		5		5		5		ns
8	t _{OLZ}	Output Enable to Output in LOW-Z 4, 5	0		0		0		0		ns
9	t _{HZ1}	Chip Enable (CE) to Output in HIGH-Z 4, 5		15		20		25		30	ns
10	t _{HZ2}	Chip Enable (SEL) to Output in HIGH-Z 4, 5		15		20		25		30	ns
11	t _{OHZ}	Output Enable to Output in HIGH-Z 4, 5		15		20		25		30	ns
12	t _{OH}	Output Hold from Address Change	5		5		5		10		ns




AC OPERATING CONDITIONS AND CHARACTERISTICS - WRITE CYCLE 6,7: Over operating ranges											
No.	Symbol	Parameter	-35†		-45		-55		-70		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
13	t _{WC}	Write Cycle Time	35		45		55		70		ns
14	t _{AW}	Address Valid to End of Write	30		40		45		65		ns
15	t _{CW}	Chip Enable to End of Write	30		40		45		65		ns
16	t _{AS}	Address Set-up Time***	0		0		0		0		ns
17	t _{WP}	Write Pulse Width	30		35		40		55		ns
18	t _{WR}	Write Recovery Time	5		5		5		5		ns
19	t _{WHZ}	Write Enable to Output in HIGH-Z 4, 5		15		20		25		30	ns
20	t _{DW}	Data to Write Time Overlap	18		20		25		35		ns
21	t _{DH}	Data Hold from Write Time	0		0		0		0		ns
22	t _{OW}	Output Active from End of Write	5		5		5		5		ns

*** Valid for both Read and Write Cycles.



† Commercial only.

Data Retention AC Characteristics						
Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V _{DR}	V _{DD} for Data Retention	CE ≥ V _{DD} - 0.2V, SEL ≥ V _{DD} - 0.2V or SEL ≤ V _{DD} + 0.2V	2.0	-	-	V
t _{CDR}	Chip Disable to Data Retention Time	See Retention Waveform	0	-	-	ns
t _R	Operation Recovery Time	See Retention Waveform	5	-	-	ms

PRELIMINARY




PRELIMINARY



PRELIMINARY


ORDERING INFORMATION



NOTES:

- All voltages are with respect to V_{SS}.
- 2.0V min. for pulse width less than 20ns (V_{IL} min. = -0.5V at DC level).
- Stresses greater than those under **ABSOLUTE MAXIMUM RATINGS** may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- This parameter is guaranteed and not 100% tested.
- Transition is measured at the point of ±500mV from steady state voltage.
- When \overline{OE} and \overline{CE} are LOW and \overline{WE} is HIGH, I/O pins are in the output state, and input signals of opposite phase to the outputs must not be applied.
- The outputs are in a high impedance state when \overline{WE} is LOW.
- \overline{SEL} controls address buffer, \overline{WE} buffer, \overline{CE} buffer and \overline{OE} buffer and D_{IN} buffer. If \overline{SEL} controls Data Retention Mode, V_{IN} levels (Address, \overline{WE} , \overline{OE} , \overline{CE} , I/O) can be in the high impedance state. If \overline{CE} controls Data Retention Mode, \overline{SEL} must be $\overline{SEL} \geq V_{DD} - 0.2V$ or $0V \leq \overline{SEL} \leq 0.2V$. The other input levels (Address, \overline{WE} , \overline{OE} , I/O) can be in the High Impedance State.

MECHANICAL DRAWING



Dense-Pac Microsystems, Inc.

7321 Lincoln Way • Garden Grove, California 92641-1428
 (714) 898-0007 • (800) 642-4477 (Outside CA) • FAX: (714) 897-1772