

AC705 • ACT705

NATIONAL SEMICONDUCTOR LOGIC D 6501122 0062626 9
54AC/74AC705 • 54ACT/74ACT705

T-49-11

Arithmetic Logic Unit for Digital Signal Processing Applications

Description


The 'AC/'ACT705 is a high-speed arithmetic processing integrated circuit which is packaged in an 84-pin leadless chip carrier. It features separate input busses that provide data and instruction codes to a high-speed single-cycle 16-bit ALU and an 8-bit by 8-bit parallel multiplier/accumulator.

The ALU is a 16-bit parallel design which supports sixteen arithmetic and logic functions, as well as carry-in/out and borrow-in/out. The multiplier/accumulator, which offers a full 16-bit product, provides for unsigned, signed, mixed mode and imaginary number multiplication. Product accumulation with sum and difference arithmetic is available in each multiplier operating mode.


The 16-bit results of the ALU and multiplier/accumulator are multiplexed to a single set of 3-state output buffers. The two ALU and multiplier/accumulator carry-out bits, as well as the 4-bit status field indicating ALU and multiplier/accumulator error conditions make up the remaining six bits of the entire 22-bit output.

- 84-Pin PCC, CPGA
- Outputs Source/Sink 8 mA
- 'ACT705 has TTL-Compatible Inputs
- High Throughput Achieved with High Degree of Parallelism in the Architecture
- Pipelined Stages
- High-Speed 16-Bit ALU and an 8 x 8 Complex Multiplier
- 31.0 ns (Typical at 25°C, 5.0 V) Cycle 16-Bit Full ALU Performs Sixteen Boolean and Arithmetic Functions with Carry-In and Carry-Out
- 50.0 ns (Typical at 25°C, 5.0 V) Cycle 8 x 8 Parallel Multiplier Supports Unsigned, Signed, Complex or Mixed Mode Multiplications, Produces 16-Bit Result with Carry-Out
- Separate Data and Instruction Busses Allow Instruction Fetches in Parallel with Execution — Single Cycle Operation
- Accepts 8- or 16-Bit Data and Delivers a 16-Bit Output
- Data Register Bank Configured to Accept a Combination of 8- or 16-Bit Data

Connection Diagrams



Pin Assignment for PCC



Pin Assignment for CPGA


- Separate Clocks for ALU Instruction, Multiplier Instruction, Data, ALU Accumulator and Multiplier Accumulator Registers
- Clustered Clock Pins for Ease of Board Design
- 16-Bit ALU/Accumulator with Feedback to ALU Input
- Status of Accumulator Inputs is Monitored: Conditions Monitored Include Twos Complement Overflow, Underflow or Equal-to-Zero

Applications

- Voice-Band Signal Processing
- Discrete Fourier Transform Applications:
 - FIR Filters
 - IIR Filters
- Fast Fourier Transform Applications:
 - Spectrum Analysis
 - Speech Recognition

Ordering Code: See Section 6

Logic Symbol




Pin Names

A7 - A0	Data Inputs
B7 - B0	Data Inputs
C7 - C0	Data Inputs
D7 - D0	Data Inputs
DCLK	Data Register Clock
AIRCLK	ALU Instruction Register Clock
MIRCLK	Multiplier Instruction Register Clock
AAAMUX	Enable Input
ALUCIN	ALU Carry-In/Borrow-Out Input
RMUX	Multiplexing Input
OE	Output Enable Input
R15 - R0	Result Output
MCOUT, ACOUT	Carry-Out Outputs
MZ, ME, AZ, AE	Error Status Flag Outputs

5

Block Diagram




AC705 • ACT705

NATIONAL SEMICONDUCTOR LOGIC 02E D 6501122 0062628 2


Functional Description

On-Chip Registers


1. Data



2. Instruction




3. Accumulator



Status

4. Flags and Carry-Out



Signal Descriptions

Data Inputs

ALUCIN, A7 - A0, B7 - B0, C7 - C0, D7 - D0: Data Inputs.

Input Clocks

DCLK, AIRCLK, MIRCLK: Input data is loaded on the rising edge of these clocks.

Outputs

R15 - R0: Result

MCOUT: Multiplier/Accumulator Carry-Out

ACOUT: ALU Carry-Out

MZ, ME, AZ, AE: Error Status Flags

Output Clocks

ACLK, MCLK: Output data is loaded into the output register on the rising edge of this clock.

Other Signals

ALU3 - ALU0: ALU Instruction Input

MAC2 - MAC0, TCA, TCB: Multiplier Instruction Input

MUXA0, A1, B0, B1, C0, C1, D0, D1: Multiplexer Select Signals for Input Data

Control Signals

Clock Signals

Dedicated signals for controlling the five sets of positive edge-triggered on-chip registers.

DCLK: Data Registers (RA, RB, RC, RD)

AIRCLK: ALU Instruction Register (RAI)

MIRCLK: Multiplier Instruction Register (RMI)

ACLK: ALU Accumulator Register (RAO)

MCLK: Multiplier/Accumulator Register (RMO)

NATIONAL SEMICONDUCTOR LOGIC DE D 6501122 0062629 4

Control Signals, cont'd

T-49-11

ALUCIN

Clocked ALU Carry-In/Borrow-Out Signal.

1 → Carry-In to ALU

0 → Borrow from ALU

MUXA₁, MUXA₀ . . . MUXD₀ (Data Configuration Field, see Table A)

Level signals for configuring the ALU and multiplier operands in 256 possible ways with the contents of RA, RB, RC, RD.

MUXA₁, MUXA₀: Control the state of internal bus J7 - J₀MUXB₁, MUXB₀: Control the state of internal bus K7 - K₀MUXC₁, MUXC₀: Control the state of internal bus L7 - L₀MUXD₁, MUXD₀: Control the state of internal bus M7 - M₀**AAAMUX**

Level signal for enabling/disabling the 16-bit multiplier/accumulator path to the ALU.

0 → Path enabled. ALU takes operand from R_{M0}.1 → Path disabled. ALU takes operand from internal buses J7 - J₀ and K7 - K₀.**ALU₃ - ALU₀**


Clocked ALU opcode. See Table B.

MAC₂ - MAC₀, TCB, TCA

Clocked multiplier opcode. See Table C.

RMUXLevel signal for multiplexing the contents of R_{M0} and R_{A0}.0 → Output R_{M0}15 - R_{M0}01 → Output R_{A0}15 - R_{A0}0 **$\overline{OE}$** Active LOW Enable signal for making available the 16-bit result, R₁₅ - R₀.

Instruction Format



AC705 • ACT705

NATIONAL SEMICONDUCTOR LOGIC 02E D 6501122 0062630 0

Table A: Data Input Configuration

T-49-11

Data Configuration Field				Internal Buses			
MUXA ₁ MUXA ₀	MUXB ₁ MUXB ₀	MUXC ₁ MUXC ₀	MUXD ₁ MUXD ₀	J ₇ - J ₀	K ₇ - K ₀	L ₇ - L ₀	M ₇ - M ₀
0 0				RA ₇ - RA ₀			
0 1				RB ₇ - RB ₀			
1 0				RC ₇ - RC ₀			
1 1				RD ₇ - RD ₀			
	0 0				RA ₇ - RA ₀		
	0 1				RB ₇ - RB ₀		
	1 0				RC ₇ - RC ₀		
	1 1				RD ₇ - RD ₀		
		0 0				RA ₇ - RA ₀	
		0 1				RB ₇ - RB ₀	
		1 0				RC ₇ - RC ₀	
		1 1				RD ₇ - RD ₀	
			0 0				RA ₇ - RA ₀
			0 1				RB ₇ - RB ₀
			1 0				RC ₇ - RC ₀
			1 1				RD ₇ - RD ₀

Table B: Arithmetic and Logic Operations

Signal										Function
AAAMUX	ALU ₃	ALU ₂	ALU ₁	ALU ₀	MAC ₂	MAC ₁	MAC ₀	TCB	TCA	
X	0	0	0	0	X	X	X	X	X	Clear ALU Output
0	0	0	0	1	X	X	X	X	X	(L ₈ - L ₀ M ₈ - M ₀) minus RMO ₁₆ - RMO ₀
0	0	0	1	0	X	X	X	X	X	RMO ₁₆ - RMO ₀ minus (L ₈ - L ₀ M ₈ - M ₀)
0	0	0	1	1	X	X	X	X	X	RMO ₁₆ - RMO ₀ plus (L ₈ - L ₀ M ₈ - M ₀)
0	0	1	0	0	X	X	X	X	X	RMO ₁₆ - RMO ₀ XOR (L ₈ - L ₀ M ₈ - M ₀)
0	0	1	0	1	X	X	X	X	X	RMO ₁₆ - RMO ₀ OR (L ₈ - L ₀ M ₈ - M ₀)
0	0	1	1	0	X	X	X	X	X	RMO ₁₆ - RMO ₀ AND (L ₈ - L ₀ M ₈ - M ₀)
0	0	1	1	1	X	X	X	X	X	RMO ₁₆ - RMO ₀ plus {0} ₁₆₋₀
X	1	0	0	0	X	X	X	X	X	Preset ALU Output
0	1	0	0	1	X	X	X	X	X	RAO ₁₆ - RAO ₀ minus RMO ₁₆ - RMO ₀
0	1	0	1	0	X	X	X	X	X	RMO ₁₆ - RMO ₀ minus RAO ₁₆ - RAO ₀
0	1	0	1	1	X	X	X	X	X	RMO ₁₆ - RMO ₀ plus RAO ₁₆ - RAO ₀

Table B: Arithmetic and Logic Operations, cont'd

T-49-11

Signal										Function
AAAMUX	ALU ₃	ALU ₂	ALU ₁	ALU ₀	MAC ₂	MAC ₁	MAC ₀	TCB	BCA	
0	1	1	0	0	X	X	X	X	X	RMO16 - RMO0 XOR RAO16 - RAO0
0	1	1	0	1	X	X	X	X	X	RMO16 - RMO0 OR RAO16 - RAO0
0	1	1	1	0	X	X	X	X	X	RMO16 - RMO0 AND RAO16 - RAO0
0	1	1	1	1	X	X	X	X	X	RMO16 - RMO0 XOR {0}16-0
1	0	0	0	1	X	X	X	X	X	(L8 - L0 M8 - M0) minus (J8 - J0 K8 - K0)
1	0	0	1	0	X	X	X	X	X	(J8 - J0 K8 - K0) minus (L8 - L0 M8 - M0)
1	0	0	1	1	X	X	X	X	X	(J8 - J0 K8 - K0) plus (L8 - L0 M8 - M0)
1	0	1	0	0	X	X	X	X	X	(J8 - J0 K8 - K0) XOR (L8 - L0 M8 - M0)
1	0	1	0	1	X	X	X	X	X	(J8 - J0 K8 - K0) OR (L8 - L0 M8 - M0)
1	0	1	1	0	X	X	X	X	X	(J8 - J0 K8 - K0) AND (L8 - L0 M8 - M0)
1	0	1	1	1	X	X	X	X	X	(J8 - J0 K8 - K0) plus {0}16-0
1	1	0	0	1	X	X	X	X	X	RAO16 - RAO0 minus (J8 - J0 K8 - K0)
1	1	0	1	0	X	X	X	X	X	(J8 - J0 K8 - K0) minus RAO16 - RAO0
1	1	0	1	1	X	X	X	X	X	(J8 - J0 K8 - K0) plus RAO16 - RAO0
1	1	1	0	0	X	X	X	X	X	(J8 - J0 K8 - K0) XOR RAO16 - RAO0
1	1	1	0	1	X	X	X	X	X	(J8 - J0 K8 - K0) OR RAO16 - RAO0
1	1	1	1	0	X	X	X	X	X	(J8 - J0 K8 - K0) AND RAO16 - RAO0
1	1	1	1	1	X	X	X	X	X	(J8 - J0 K8 - K0) XOR {0}16-0

Note: Combination of ALU and multiplier opcodes allowed.

AC705 • ACT705

NATIONAL SEMICONDUCTOR LOGIC 02E D 6501122 0062632 4

Table C: Multiplication Operations

T-49-11

Signal										Function
AAAMUX	ALU ₃	ALU ₂	ALU ₁	ALU ₀	MAC ₂	MAC ₁	MAC ₀	TCB	TCA	
X	X	X	X	X	0	0	0	0	0	(J ₈ - J ₀ x K ₈ - K ₀)
X	X	X	X	X	0	0	0	0	1	(J' ₈ - J' ₀ x K ₈ - K ₀)
X	X	X	X	X	0	0	0	1	0	(J ₈ - J ₀ x K' ₈ - K' ₀)
X	X	X	X	X	0	0	0	1	1	(J' ₈ - J' ₀ x K' ₈ - K' ₀)
X	X	X	X	X	0	0	1	0	0	(J ₈ - J ₀ x K ₈ - K ₀) plus RMO' ₁₆ - RMO' ₀
X	X	X	X	X	0	0	1	0	1	(J' ₈ - J' ₀ x K ₈ - K ₀) plus RMO' ₁₆ - RMO' ₀
X	X	X	X	X	0	0	1	1	0	(J ₈ - J ₀ x K' ₈ - K' ₀) plus RMO' ₁₆ - RMO' ₀
X	X	X	X	X	0	0	1	1	1	(J' ₈ - J' ₀ x K' ₈ - K' ₀) plus RMO' ₁₆ - RMO' ₀
X	X	X	X	X	0	1	0	X	X	Clear RMO ₁₆ - RMO ₀
X	X	X	X	X	0	1	1	0	0	Undefined
X	X	X	X	X	0	1	1	0	1	(J' ₈ - J' ₀ x K ₈ - K ₀) minus RMO' ₁₆ - RMO' ₀
X	X	X	X	X	0	1	1	1	0	(J ₈ - J ₀ x K' ₈ - K' ₀) minus RMO' ₁₆ - RMO' ₀
X	X	X	X	X	0	1	1	1	1	(J' ₈ - J' ₀ x K' ₈ - K' ₀) minus RMO' ₁₆ - RMO' ₀
X	X	X	X	X	1	0	0	0	0	Undefined
X	X	X	X	X	1	0	0	0	1	(-J' ₈ - J' ₀ x K ₈ - K ₀)
X	X	X	X	X	1	0	0	1	0	(-J ₈ - J ₀ x K' ₈ - K' ₀)
X	X	X	X	X	1	0	0	1	1	(-J' ₈ - J' ₀ x K' ₈ - K' ₀)
X	X	X	X	X	1	0	1	0	0	Undefined
X	X	X	X	X	1	0	1	0	1	(-J' ₈ - J' ₀ x K ₈ - K ₀) plus RMO' ₁₆ - RMO' ₀
X	X	X	X	X	1	0	1	1	0	(-J ₈ - J ₀ x K' ₈ - K' ₀) plus RMO' ₁₆ - RMO' ₀
X	X	X	X	X	1	0	1	1	1	(-J' ₈ - J' ₀ x K' ₈ - K' ₀) plus RMO' ₁₆ - RMO' ₀
X	X	X	X	X	1	1	0	X	X	Preset RMO ₁₆ - RMO ₀
X	X	X	X	X	1	1	1	0	0	Undefined
X	X	X	X	X	1	1	1	0	1	(-J' ₈ - J' ₀ x K ₈ - K ₀) minus RMO' ₁₆ - RMO' ₀
X	X	X	X	X	1	1	1	1	0	(-J ₈ - J ₀ x K' ₈ - K' ₀) minus RMO' ₁₆ - RMO' ₀
X	X	X	X	X	1	1	1	1	1	(-J' ₈ - J' ₀ x K' ₈ - K' ₀) minus RMO' ₁₆ - RMO' ₀

Notes: Combination of ALU and multiplier opcodes allowed.
' stands for two's complement representation of a number.

AC705 • ACT705

NATIONAL SEMICONDUCTOR LOGIC D 6501122 0062633 6

DC Characteristics over Operating Temperature Range (unless otherwise specified)

Symbol	Parameter	74AC/ACT 25°C		54AC/ACT	74AC/ACT	Units	Conditions
		Typ	Guaranteed Limit				
I _{IN}	Maximum Input Current		0.1	10.0	1.0	μA	V _{CC} = Max V _{IN} = V _{CC}
I _{OZ}	Maximum 3-State Current		0.5	10.0	5.0	μA	High Z, V _{CC} = Max V _{OUT} = 0 to V _{CC}
I _{CCQ}	Supply Current, Quiescent	50.0	2.0	10.0	10.0	mA	V _{CC} = Max, V _{IN} = 0 V
V _{OH}	Minimum HIGH Level Output	4.49	4.4	4.4	4.4	V	V _{IN} = V _{IL} or V _{IH} I _{OUT} = 20 μA, V _{CC} = 4.5 V
		5.49	5.4	5.4	5.4	V	V _{IN} = V _{IL} or V _{IH} I _{OUT} = 20 μA, V _{CC} = 5.5 V
			3.86	3.70	3.76	V	I _{OH} = - 8 mA, V _{CC} = 4.5 V
			4.86	4.70	4.76	V	I _{OH} = - 8 mA, V _{CC} = 5.5 V
V _{OL}	Maximum HIGH Level Output	0.001	0.1	0.1	0.1	V	V _{IN} = V _{IL} or V _{IH} I _{OUT} = 20 μA, V _{CC} = 4.5 V
		0.001	0.1	0.1	0.1	V	V _{IN} = V _{IL} or V _{IH} I _{OUT} = 20 μA, V _{CC} = 5.5 V
			0.32	0.4	0.37	V	I _{OL} = 8 mA, V _{CC} = 4.5 V
			0.32	0.4	0.37	V	I _{OL} = 8 mA, V _{CC} = 5.5 V
I _{OLD}	Minimum Dynamic Output Current			32	32	mA	V _{CC} = 5.5 V V _{OLD} = 2.2 V
I _{OHD}	Minimum Dynamic Output Current			- 32	- 32	mA	V _{CC} = 5.5 V V _{OHD} = 3.3 V

5

Note 1: Test Load 50 pF, 500 ohm to Ground

AC705 • ACT705

NATIONAL SEMICONDUCTOR LOGIC 02E D 6501122 0062634 8

AC Characteristics

Symbol	Parameter	Vcc* (V)	74AC			54AC		74AC		Units	Fig. No.
			TA = + 25°C CL = 50 pF			TA = - 55°C to + 125°C CL = 50 pF		TA = - 40°C to + 85°C CL = 50 pF			
			Min	Typ	Max	Min	Max	Min	Max		
tA	Arithmetic Operation Time	3.3 5.0	31.0							ns	1
tL	Logic Operation Time	3.3 5.0	24.0							ns	1
tM	Multiply Time	3.3 5.0	50.0							ns	2
tD	Output Delay	3.3 5.0	7.0							ns	1,2
tENA	3-State Output Enable Delay	3.3 5.0	7.0							ns	1,2
tDIS	3-State Output Disable Delay	3.3 5.0	8.5							ns	1,2
tS	Input Register Setup Time	3.3 5.0	3.0							ns	1,2
tH	Input Register Hold Time	3.3 5.0	0							ns	1,2
tW	Clock Pulse Width	3.3 5.0	5.0							ns	1,2

*Voltage Range 3.3 is 3.3 V ± 0.3 V
Voltage Range 5.0 is 5.0 V ± 0.5 V

Military parameters given herein are for general references only. For current military specifications and subgroup testing information please request Fairchild's Table I data sheet from your Fairchild sales engineer or account representative.

AC705 • ACT705

NATIONAL SEMICONDUCTOR LOGIC 02E D 6501122 0062635 0

AC Characteristics

T-49-11

Symbol	Parameter	Vcc* (V)	74ACT			54ACT		74ACT		Units	Fig. No.
			TA = + 25°C CL = 50 pF			TA = - 55°C to + 125°C CL = 50 pF		TA = - 40°C to + 85°C CL = 50 pF			
			Min	Typ	Max	Min	Max	Min	Max		
tA	Arithmetic Operation Time	5.0		31.0						ns	1
tL	Logic Operation Time	5.0		24.0						ns	1
tM	Multiply Time	5.0		50.0						ns	2
tD	Output Delay	5.0		7.0						ns	1,2
tENA	3-State Output Enable Delay	5.0		7.0						ns	1,2
tDIS	3-State Output Disable Delay	5.0		8.5						ns	1,2
ts	Input Register Setup Time	5.0		3.0						ns	1,2
th	Input Register Hold Time	5.0		0						ns	1,2
tw	Clock Pulse Width	5.0		5.0						ns	1,2

*Voltage Range 5.0 is 5.0 V ± 0.5 V

Military parameters given herein are for general references only. For current military specifications and subgroup testing information please request Fairchild's Table I data sheet from your Fairchild sales engineer or account representative.

AC705 • ACT705

NATIONAL SEMICONDUCTOR LOGIC 02E D 6501122 0062636 1

Waveforms

T-49-11

Figure 1: Arithmetic Logic Operation





Figure 2: Multiplication



CPGA Pinout

Pinout to Signal

Pinout	Signal	Pinout	Signal
A1	MCOUT	F3	GND ₂
A2	MAC ₁	F9	VCG ₁
A3	MAC ₀	F10	C ₂
A4	TCA	F11	B ₀
A5	ACLK	G1	R ₈
A6	MCLK	G2	R ₉
A7	MUXA ₀	G3	VCC ₂
A8	A ₅	G9	GND ₁
A9	A ₃	G10	C ₁
A10	A ₂	G11	C ₀
A11	MUXB ₁	H1	R ₁₁
B1	R ₀	H2	R ₁₂
B2	MZ	H10	C ₄
B3	MAC ₂	H11	C ₃
B4	TCB	J1	R ₁₃
B5	MIRCLK	J2	R ₁₅
B6	A ₆	J5	ALU ₂
B7	A ₇	J6	MUXD ₁
B8	A ₄	J7	MUXD ₀
B9	A ₁	J10	C ₇
B10	A ₀	J11	C ₅
B11	B ₇	K1	R ₁₄
C1	R ₁	K2	AE
C2	ME	K3	ACOUT
C3	NO CONNECTION	K4	ALUC _{IN}
C5	AIRCLK	K5	ALU ₁
C6	DCLK	K6	AAAMUX
C7	MUXA ₁	K7	D ₆
C10	MUXB ₀	K8	D ₃
C11	B ₆	K9	D ₀
D1	R ₃	K10	MUXC ₀
D2	R ₂	K11	C ₆
D10	B ₅	L1	AZ
D11	B ₄	L2	OE
E1	R ₆	L3	RMUX
E2	R ₅	L4	ALU ₃
E3	R ₄	L5	ALU ₀
E9	B ₃	L6	D ₅
E10	B ₂	L7	D ₇
E11	B ₁	L8	D ₄
F1	R ₁₀	L9	D ₂
F2	R ₇	L10	D ₁
		L11	MUXC ₁

Signal to Pinout

Signal	Pinout	Signal	Pinout
MZ	B2	MUXC ₀	K10
ME	C2	C ₇	J10
R ₀	B1	C ₆	K11
R ₁	C1	C ₅	J11
R ₂	D2	C ₄	H10
R ₃	D1	C ₃	H11
R ₄	E3	C ₂	F10
R ₅	E2	C ₁	G10
R ₆	E1	C ₀	G11
R ₇	F2	GND ₁	G9
GND ₂	F3	VCC ₁	F9
VCC ₂	G3	B ₀	F11
R ₈	G1	B ₁	E11
R ₉	G2	B ₂	E10
R ₁₀	F1	B ₃	E9
R ₁₁	H1	B ₄	D11
R ₁₂	H2	B ₅	D10
R ₁₃	J1	B ₆	C11
R ₁₄	K1	B ₇	B11
R ₁₅	J2	MUXB ₀	C10
AZ	L1	MUXB ₁	A11
AE	K2	A ₀	B10
ACOUT	K3	A ₁	B9
OE	L2	A ₂	A10
RMUX	L3	A ₃	A9
ALUC _{IN}	K4	A ₄	B8
ALU ₃	L4	A ₅	A8
ALU ₂	J5	A ₆	B6
ALU ₁	K5	A ₇	B7
ALU ₀	L5	MUXA ₀	A7
AAAMUX	K6	MUXA ₁	C7
MUXD ₁	J6	DCLK	C6
MUXD ₀	J7	MCLK	A6
D ₇	L7	ACLK	A5
D ₆	K7	MIRCLK	B5
D ₅	L6	AIRCLK	C5
D ₄	L8	TCA	A4
D ₃	K8	TCB	B4
D ₂	L9	MAC ₀	A3
D ₁	L10	MAC ₁	A2
D ₀	K9	MAC ₂	B3
MUXC ₁	L11	MCOUT	A1