

N-channel enhancement mode vertical
D-MOS transistor

BSP120

DESCRIPTION

N-channel enhancement mode vertical D-MOS transistor in a miniature SOT223 envelope and designed for use as a line current interrupter in telephone sets and for application in relay, high-speed and line-transformer drivers.

QUICK REFERENCE DATA

Drain-source voltage	V_{DS}	max.	200 V
Drain-current (DC)	I_D	max.	250 mA
Drain-source ON-resistance			
$I_D = 250 \text{ mA}; V_{GS} = 10 \text{ V}$	$R_{DS(on)}$	typ.	7 Ω
		max.	12 Ω
Gate threshold voltage	$V_{GS(th)}$	max.	2.8 V

FEATURES

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown


PINNING - SOT223

- 1 = gate
- 2 = drain
- 3 = source
- 4 = drain

Marking code

BSP120

PIN CONFIGURATION



N-channel enhancement mode vertical D-MOS transistor

BSP120

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	V_{DS}	max.	200 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	I_D	max.	250 mA
Drain current (peak)	I_{DM}	max.	800 mA
Total power dissipation up to $T_{amb} = 25\text{ }^{\circ}\text{C}$ (note 1)	P_{tot}	max.	1.5 W
Storage temperature range	T_{stg}		-65 to + 150 $^{\circ}\text{C}$
Junction temperature	T_j	max.	150 $^{\circ}\text{C}$

THERMAL RESISTANCE

From junction to ambient (note 1)	$R_{th\ j-a}$	=	83.3 K/W
-----------------------------------	---------------	---	----------

Note

- Device mounted on an epoxy printed-circuit board 40 mm × 40 mm × 1.5 mm; mounting pad for the drain lead min. 6 cm².

CHARACTERISTICS

 $T_j = 25\text{ }^{\circ}\text{C}$ unless otherwise specified

Drain-source breakdown voltage $I_D = 10\text{ }\mu\text{A}$; $V_{GS} = 0$	$V_{(BR)DSS}$	min.	200 V
Drain-source leakage current $V_{DS} = 160\text{ V}$; $V_{GS} = 0$	I_{DSS}	max.	1.0 μA
Gate-source leakage current $V_{GS} = 20\text{ V}$; $V_{DS} = 0$	I_{GSS}	max.	100 nA
Drain-source ON-resistance (see Fig.4) $I_D = 250\text{ mA}$; $V_{GS} = 10\text{ V}$	$R_{DS(on)}$	typ. max.	7 Ω 12 Ω
Gate threshold voltage $I_D = 1\text{ mA}$; $V_{GS} = V_{DS}$	$V_{GS(th)}$	min. max.	0.8 V 2.8 V
Transfer admittance $I_D = 250\text{ mA}$; $V_{DS} = 15\text{ V}$	$ Y_{fs} $	min. typ.	125 mS 250 mS
Input capacitance at $f = 1\text{ MHz}$; $V_{DS} = 10\text{ V}$; $V_{GS} = 0$	C_{iss}	typ. max.	45 pF 65 pF
Output capacitance at $f = 1\text{ MHz}$; $V_{DS} = 10\text{ V}$; $V_{GS} = 0$	C_{oss}	typ. max.	20 pF 30 pF

N-channel enhancement mode vertical
D-MOS transistor





BSP120

Feedback capacitance at $f = 1\text{ MHz}$;
 $V_{DS} = 10\text{ V}$; $V_{GS} = 0$

C_{rss}	typ.	5 pF
	max.	10 pF

Switching times (see Figs 2 and 3)
 $I_D = 250\text{ mA}$; $V_{DD} = 50\text{ V}$;
 $V_{GS} = 0\text{ to }10\text{ V}$

t_{on}	typ.	3 ns
	max.	6 ns
t_{off}	typ.	15 ns
	max.	20 ns



N-channel enhancement mode vertical D-MOS transistor

BSP120



Fig.6 $T_j = 25^\circ\text{C}$; typical values.

Fig.7 Power derating curve.




Fig.8

$$k = \frac{R_{DSon} \text{ at } T_j}{R_{DSon} \text{ at } 25^\circ\text{C}};$$

at 250 mA/10 V; typical values.




Fig.9

$$k = \frac{V_{GS(th)} \text{ at } T_j}{V_{GS(th)} \text{ at } 25^\circ\text{C}};$$

 $V_{GS(th)}$ at 1 mA; typical values.

N-channel enhancement mode vertical
D-MOS transistor

BSP120




Fig.10 $T_j = 25\text{ }^{\circ}\text{C}$; $V_{GS} = 0$; $f = 1\text{ MHz}$; typical values.


N-channel enhancement mode vertical
D-MOS transistor

BSP120

PACKAGE OUTLINE

Plastic surface mounted package; collector pad for good heat transfer; 4 leads

SOT223



DIMENSIONS (mm are the original dimensions)

UNIT	A	A ₁	b _p	b ₁	c	D	E	e	e ₁	H _E	L _p	Q	v	w	y
mm	1.8 1.5	0.10 0.01	0.80 0.60	3.1 2.9	0.32 0.22	6.7 6.3	3.7 3.3	4.6	2.3	7.3 6.7	1.1 0.7	0.95 0.85	0.2	0.1	0.1

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT223						96-11-11 97-02-28