# **CALMOS**

# CA82C55A

# PROGRAMMABLE PERIPHERAL INTERFACE

T-52-33*-*53

- Pin and functional compatibility with the industry standard 8255A
- Supports 8086/8088 and 80186/188 microprocessors
- Very high speed 10, 8 and 5 MHz zero wait state
- Low power CMOS implementation
- TTL input/output compatibility
- 24 programmable I/O pins
- Direct bit set/reset capability
- Bi-directional bus operation
- Enhanced control word read capability
- Bus-hold circuitry on all I/O ports eliminates the need for external pull-up resistors

The CA82C55A Programmable Peripheral Interface is a high performance CMOS device offering pin for pin functional compatibility with the industry standard 8255A. It includes 24 I/O pins which may be individually programmed in 2 groups of 12 and used in 3 major modes of operation. Bus hold circuitry on all I/O ports together with TTL compatibility over the full temperature range eliminates the need for pull-up resistors.

The CA82C55A is a general purpose programmable I/O device designed for use with several different microprocessors. Its high speed and high performance make it ideally suited for aerospace and defense applications, while the low power consumption suits it to portable systems and systems with low power standby modes.




Figure 1: CA82C55A BLOCK DIAGRAM




Figure 2: PLCC and DIP PIN CONFIGURATIONS

Newbridge Microsystems

Table 1: PIN DESCRIPTIONS

Symbol	Pi	n(s)	Туре				Nam	e and	Function
	PLCC	PDIP							
A <sub>1</sub> , A <sub>0</sub>	9, 10	8, 9	1	Address: the three	These	input s	signals, ontrol w	in conj ord reg	unction with $\overline{\text{RD}}$ and $\overline{\text{WR}}$ , control the selection of one disters.
				A <sub>1</sub>	Ao	RD	WR	CS	Input Operation (Read)
				o o	0	0	1	0	Port A - Data Bus
				0	1	0	1	0	Port B - Data Bus
				1	0	0	1	0	Port C - Data Bus
				1	1	0	1	0	Control Word - Data Bus
				A <sub>1</sub>	A <sub>0</sub>	RD	WR	CS	Output Operation (Write)
				0	o	1	0	0	Data Bus - Port A
			i l	0	1	1	0	0	Data Bus - Port B
				1	0	1.1	0	0	Data Bus - Port C
				1	1	1	0	0	Data Bus - Control
				A <sub>1</sub>	A <sub>0</sub>	RD	WR	CS	Disable Function
				X	x	Х	Х	1	Data Bus - 3 - State
				· X	X	1	1	0	Data Bus - 3 - State
CS	7	6	1	Chip Sele and WR a	ct: A lo re igno	w on th	nis input erwise.	enable	s the CA82C55A to respond to $\overline{\text{RD}}$ and $\overline{\text{WR}}$ signals. $\overline{\text{RD}}$
D <sub>0-7</sub>	38-30	34-27	1/0	Data Bus	Bi-dire	ectiona	l, tri-sta	te data	bus lines, connected to system data bus.
PA <sub>0-7</sub>	5-2 44-41	4-1 40-37	I/O	Port A, I	Pins (	)- <b>7</b> : Ar	8-bit	data d	output latch/buffer and an 8-bit data input buffer
PB <sub>0-7</sub>	20-28	18-25	1/0	Port B, Pi	ns 0-7:	: An 8-I	bit data	output	latch/buffer and an 8-bit data input buffer.
PC <sub>0-3</sub>	16-19	14-17	1/0	(no latch fo	or input ontains	). This a 4-bit	port ca latch a	ın be di <sup>.</sup> nd it caı	-bit data output latch/buffer an an 8-bit data input buffer vided into two 4-bit ports under the mode control. Each n be used for the control signal outputs and status signal B.
PC <sub>4-7</sub>	15-13,11	13-10	1/0	Port C, Pi	ns 4-7:	Upper	nibble	of Port	C.
RD	6	5	I	Read Con	trol: T	his inpu	ut is low	during	CPU read operations.
RESET	39	35	1	Reset: A h	igh on	this inp	out clea	rs the c	control register and all ports are set to the input mode.
V <sub>DD</sub>	29	26		Power: 5	/ ± 109	% DC S	Supply		
V <sub>SS</sub>	8	7		Ground: 0	٧				
WR	40	36	- 1	Write Con	trol: T	his inpu	ıt is low	during	CPU write operations.

3

#### FUNCTIONAL DESCRIPTION

#### General

The CA82C55A is a programmable peripheral interface device designed for use in high speed, low power microcomputer systems. It is a general purpose I/O component which functions to interface peripheral equipment to the microcomputer system bus. The functional configuration of the CA82C55A is programmed by the system software such that no external logic is necessary to interface peripheral devices or structures.

#### **Data Bus Buffer**

This 3-state bi-directional 8-bit buffer is used to interface the CA82C55A to the system data bus. Data is transmitted or received by the buffer upon execution of input or output instructions by the CPU. The data bus buffer also transfers control words and status information.

## Read/Write and Control Logic

This block manages all of the internal and external transfers of both Data and Control or Status words. It accepts inputs from the CPU Address and Control buses and issues commands to both of the Control Groups.

# Group A and Group B Controls

The functional configuration of each port is programmed by the system software. The CPU outputs a control word to the CA82C55A. The control word contains information such as mode, bit set, bit reset, etc., that initializes the functional configuration of the CA82C55A.

Each of the Control blocks (Group A and Group B) accepts commands from the Read/Write Control Logic, receives control words from the internal data bus and issues the proper commands to its associated ports.

- Control Group A Port A and Port C upper (C<sub>7</sub> C<sub>4</sub>)
- Control Group B Port B and Port C lower (C<sub>3</sub> C<sub>0</sub>)

The control word register can be both written and read as shown in the address decode table in the pin descriptions (Table 1). The control word format for both Read and Write operations is shown in Figure 8. Bit D7 will always be a logic ONE when the control word is read, as this implies control word mode information.

# Ports A, B and C


The CA82C55A contains three 8-bit ports (A, B and C). All can be configured in a wide variety of functional characteristics by the system software, but each also has its own special features.

Port A: One 8-bit data output latch/buffer and one 8-bit input latch. Both pull-up and pull-down bus hold devices are present on Port A.

Port B: One 8-bit data input/output latch/buffer and one 8bit data input buffer. Only pull-up bus hold devices are present on Port B.

Port C: One 8-bit data output latch/buffer and one 8-bit data input buffer (no latch for input). Port C can be divided into two 4-bit ports under the mode control. Each 4-bit port contains a 4-bit latch and it can be used for the control signal outputs and status signal inputs in conjunction with ports A and B. Only pull-up bus hold devices are present on Port C.

See Figure 3 for the bus-hold circuit configuration for Ports A, B and C.






Figure 3: PORTs A, B & C BUS-HOLD CONFIGURATION

Table 2 : AC CHARACTERISTICS ( $T_A = -40^\circ$  to +85°C,  $V_{DD} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ )

Symbol	Parameter	Test	Limits	(5 MHz)	Limits	(8 MHz)	Limits (	10 MHz)	Units
	·	Conditions	Min	Max	Min	Max	Min	Max	1
t <sub>AD</sub>	ACK = 0 to Output			300		175		125	ns
t <sub>AIT</sub>	ACK = 1 to INTR = 1			350	<b> </b>	150		100	ns
t <sub>AK</sub>	ACK Pulse Width		300		200		100	1	ns
t <sub>AOB</sub>	ACK = 0 to OBF = 1			350		150		100	ns
t <sub>AR</sub>	Address Stable Before RD ↓		20		0	<del> </del>	0	<del>  -</del>	ns
t <sub>AW</sub>	Address Stable Before WR ↓		0		0		0		ns
t <sub>DF</sub>	RD ≠ Data Floating RD ↑ to Data Floating		10	100	10	75	10	75	ns
t <sub>DW</sub>	Data Setup Time Before WR 1		100	<u> </u>	100		50	-	ns
t <sub>HR</sub>	Peripheral Data After RD		20		0		0		ns
t <sub>IR</sub>	Peripheral Data Before RD		20		0	<u> </u>	0		ns
t <sub>KD</sub>	ACK = 1 to Output Float		20	250	20	250	20	175	ns
t <sub>PH</sub>	Peripheral Data After STB High		180		50	-	40		ns
t <sub>PS</sub>	Peripheral Data Before STB High		20		20		20		ns
t <sub>RA</sub>	Address Hold Time After RD ↑		20		0		. 0		ns
t <sub>RD</sub>	Data Delay from RD ↓			200		120		95	ns
t <sub>RES</sub>	Reset Pulse Width	See Note 2	500		500		400		ns
t <sub>RIB</sub>	RD = 1 to IBF = 0			300		150		120	ns
t <sub>RIT</sub>	RD = 0 to INTR = 0			400	1	200		160	ns
t <sub>RR</sub>	RD Pulse Width		300		150		100		ns
t <sub>RV</sub>	Recovery Time between RD/WR		850		200		100		ns
t <sub>SIB</sub>	STB = 0 to IBF = 1			300		150		100	ns
t <sub>SIT</sub>	STB = 1 to INTR = 1			300		150		100	ns
t <sub>ST</sub>	STB Pulse Width		300		100		50		ns
t <sub>WA</sub>	Address Hold Time After WR ↑	Ports A & B Port C	30 30		20 20		10 10		ns ns
t <sub>WB</sub>	WR = 1 to Output			350		350		150	ns
t <sub>WD</sub>	Data Hold Time After WR ↑	Ports A & B Port C	40 40		30 30	•	20 20		ns ns
t <sub>WIT</sub>	WR = 0 to INTR = 0	See Note 1		850		200		.160	ns
twos	WR = 1 to OBF = 0			650		150		120	ns
tww	WR Pulse Width		300		100		70	-	ns

Notes:


<sup>1.</sup> INTR ↑ may occur as early as WR ↓.

<sup>2.</sup> Width of initial Reset pulse after power on must be at least  $50\,\mu\text{Sec}$ . Subsequent Reset pulses may be  $500\,\text{ns}$  minimum.


3

Figure 4: TIMING DIAGRAMS


# a) Mode 0 (Basic Input)




# b) Mode 0 (Basic Output)




# c) Mode 1 (Strobed Input)



# d) Mode 1 (Strobed Output)




# e) Mode 2 (Bi-directional)





Note: Any sequence where WR occurs before ACK, and STB occurs before RD, is permissible (INTR = IBF • MASK • STB • RD + OBF • MASK • ACK • WR).

# f) Write Timing




# g) Read Timing





A.C. Testing Inputs are driven at 2.4V for a Logic 1 and 0.45V for a Logic 0. Timing measurements are made at 2.0V for a Logic 1 and 0.8V for a Logic 0.

Figure 5: AC TESTING I/O WAVEFORM



 V<sub>EXT</sub> is set at various voltages during testing to guarantee the specification. C<sub>t</sub> includes jig capacitance.

Figure 6: AC TESTING LOAD CIRCUIT

Table 3 : DC CHARACTERISTICS ( $T_A = -40^{\circ}$  to +85°C,  $V_{DD} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ )

Symbol	Parameter	Test Conditions	Limi	ts	Units
			Min	Max	
I <sub>DD</sub>	V <sub>DD</sub> Supply Current	(Note 3)	-	10	mA
I <sub>DDSB</sub>	V <sub>DD</sub> Supply Current-Standby	V <sub>DD</sub> = 5.5 V V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub> Port Conditions: If I/P = Open/High O/P = Open Only Data Bus = High/Low CS = High Reset = Low Pure Inputs = Low/Hig	- -	10	μΑ
I <sub>IL</sub> ,	Input Leakage Current	V <sub>IN</sub> = V <sub>DD</sub> to 0V (Note 1)	-	±1	μА
I <sub>OFL</sub>	Output Float Leakage Current	V <sub>IN</sub> = V <sub>DD</sub> to 0V (Note 2)	-	±10	μА
I <sub>PHH</sub>	Port Hold High Leakage Current	V <sub>OUT</sub> = 3.0 V Ports A, B and C	-50	-350	μА
I <sub>PHL</sub>	Port Hold Low Leakage Current	V <sub>OUT</sub> = 1.0 V Port A only	+50	+350	μΑ
V <sub>IH</sub>	Input High Voltage		2.0	V <sub>DD</sub>	٧
V <sub>IL</sub>	Input Low Voltage		-0.5	0.8	v
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -2.5 mA	3.0	-	٧
		I <sub>OH</sub> = -100 μA	V <sub>DD</sub> - 0.4	-	٧
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.5 mA	-	0.4	V

Notes: 1. Pins A<sub>1</sub>, A<sub>0</sub>,  $\overline{CS}$ ,  $\overline{WR}$ ,  $\overline{RD}$ , Reset. 2. Data Bus; Ports B, C.

3. Outputs Open

CA82C55A

Table 4 : CAPACITANCE ( $T_A = 25$  °C,  $V_{DD} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ )

Symbol	Parameter	Test Conditions	Lin	nits	Units
			Min	Max	
C <sub>IN</sub>	Input Capacitance	Unmeasured Pins		10	pF
C <sub>Ivo</sub>	I/O Capacitance	Returned to V <sub>ss</sub>		20	pF

# Table 5: RECOMMENDED OPERATING CONDITIONS

DC Supply Voltage		+4 V to +6 V
Operating Temperature Range	Commercial	0°C to 70 °C
	Industrial	-40°C to +85°C
	Military	-55°C to +125°C

# **Table 6: ABSOLUTE MAXIMUM RATINGS**

DC Supply Voltage	+7.0 V
Input, Output or I/O Voltage Applied	$V_{ss} - 0.5 \text{ V to } V_{pp} + 0.5 \text{ V}$
Storage Temperature Range	–65°C to +150°C
Maximum Package Power Dissipation	1 W

Stresses beyond those listed above may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

# **OPERATIONAL DESCRIPTION**

#### Mode Selection

There are three basic modes of operation that can be selected by the system software:

- · Mode 0 Basic input/output
- · Mode 1 Strobed input/output
- Mode 2 Bi-directional Bus

When the Reset input goes high all ports will be set to the input mode with all 24 port lines held at a logic one level by the internal bus hold devices. After the reset is removed, no additional initialization is required for the CA82C55A to remain in the input mode. No pullup or pulldown devices are required. During the execution of the system program, any of the other modes may be deleted by using a single output instruction. This allows a single CA82C55A to service a variety of peripheral devices with a simple software maintenance routine.

The modes for Port A and Port B can be separately defined, while Port C is divided into two portions as required by the Port A and Port B definitions. All of the output registers. including the status flip-flops, will be reset whenever the




Figure 7: MODE DEFINITIONS and BUS INTERFACE

mode is changed. Modes may be combined such that their functional definition can be tailored to almost any I/O structure. For example, Group B can be programmed in Mode 0 to monitor simple switch closings or display computational results, and Group A could be programmed in Mode 1 to monitor a keyboard or tape reader on an interrupt-driven basis.




Figure 8: MODE DEFINITION FORMAT

#### Single Bit Set/Reset Feature

Any of the eight bits of Port C can be Set or Reset using a single output instruction. This feature reduces the software requirements in control-based applications.

When Port C is being used as status/control for Port A or B. these bits can be set or reset by using the Bit Set/Reset operation as if they were data output ports.




Figure 9: BIT SET/RESET FORMAT

CA82C55A

# Interrupt Control Functions

When the CA82C55A is operating in Mode 1 or Mode 2, control signals are provided for use as interrupt request inputs to the CPU. The interrupt request signals, generated from Port C, can be inhibited or enabled by setting or resetting the associated INTE flip-flop using the bit set/reset function of Port C.

This function allows the Programmer to allow or disallow a specific I/O device to interrupt the CPU without affecting any other device in the interrupt structure.

# INTE flip-flop definition:

(BIT-SET) - INTE is SET - Interrupt enable

(BIT-RESET) - INTE is RESET - Interrupt disable

Note: All Mask flip-flops are automatically reset during

mode selection and device Reset.

# **Operating Modes**

# Mode 0 (Basic Input/Output)

This mode provides simple input and output operations for each of the three ports. No handshaking is required. Data is simply written to or read from a specified port.

## Mode 0 Basic Functional Definitions:

- · Two 8-bit ports and two 4-bit ports.
- · Any port can be input or output.
- · Outputs are latched.
- · Inputs are not latched.
- · 16 different Input/Output configurations are possible in this mode.

Table 7: MODE 0 PORT DEFINITION

Control		(	ontro	ol Wo	rd Bit	ls				Port Di	rection	•
Word		(	ROU	PA		GRO	UP E	3	GR	OUP A	GROL	IP B
· #	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	Do	PA <sub>7</sub> -PA <sub>0</sub>	PC <sub>7</sub> -PC <sub>4</sub>	PC <sub>3</sub> -PC <sub>0</sub>	PB <sub>7</sub> -PB <sub>0</sub>
0	1	0	0	0	0	0	0	0	OUTPUT	OUTPUT	OUTPUT	OUTPUT
1	1	0	0	0	0	0	0	1	OUTPUT	OUTPUT	INPUT	OUTPUT
2	1	0	0	0	0	0	1	0	OUTPUT	OUTPUT	OUTPUT	INPUT
3	1	0	0	0	0	0	1	1	OUTPUT	OUTPUT	INPUT	INPUT
4	1	0	0	0	1	0	0	0	OUTPUT	INPUT	OUTPUT	OUTPUT
5	1	0	0	0	1	0	0	1	OUTPUT	INPUT	INPUT	OUTPUT
6	1	0	0	0	1	0	1	0	OUTPUT	INPUT	OUTPUT	INPUT
7	1	0	0	0	1	0	1	1	OUTPUT	INPUT	INPUT	INPUT
8	1	0	0	1	0	0	0	0	INPUT	OUTPUT	OUTPUT	OUTPUT
9	1	0	0	1	0	0	0	1	INPUT	OUTPUT	INPUT	OUTPUT
10	1	0	0	1	0	0	1	0	INPUT	OUTPUT	OUTPUT	INPUT
11	1	0	0	1	0	0	1	1	INPUT	OUTPUT	INPUT	INPUT
12	1	0	0	1	1	0	0	0	INPUT	INPUT	OUTPUT	OUTPUT
13	1	0	0	1	1	0	0	1	INPUT	INPUT	INPUT	OUTPUT
14	1	0	0	1	1	0	1	0	INPUT	INPUT	OUTPUT	INPUT
15	1	0	0	1	1	0	1	1	INPUT	INPUT	INPUT	INPUT

Refer to Figure 10 for an example of a Mode 0 Configuration




Figure 10: MODE 0 CONFIGURATION

# Mode 1 (Strobed Input/Output)

This mode transfers I/O data to or from a specified port in conjunction with strobes or *handshaking* signals. In Mode 1, Port A and Port B use the lines on Port C to generate or accept these *handshaking* signals.

#### Mode 1 Basic Functional Definitions:

- . Two Groups (Group A and Group B).
- Each group contains one 8-bit data port and one 4-bit control/data port.
- The 8-bit data port can be either input or output. Both inputs and outputs are latched.
- The 4-bit port is used for control and status of the 8-bit data port.

#### Input Control Signal Definitions

STB (Strobe Input): A LOW on this input loads data into the input latch.

IBF (Input Buffer Full F/F): A HIGH on this output indicates that the data has been loaded into the input latch. IBF is set by the  $\overline{STB}$  input being low and is reset by the rising edge of the  $\overline{RD}$  input.

INTR (Interrupt Request): A HIGH on this output can be used to interrupt the CPU when an input device is requesting service. INTR is set by the STB being a ONE, IBF is a ONE and INTE is a ONE. It is reset by the falling edge of RD. This procedure allows an input device to request service from the CPU by simply strobing its data into the port.

INTE A
Controlled by bit set/reset of PC<sub>4</sub>.
INTE B
Controlled by bit set/reset of PC<sub>2</sub>




Figure 11: MODE 1 INPUT

# Output Control Signal Definition

OBF (Output Buffer Full F/F): The OBF output will go LOW to indicate that the CPU has written data out to the specified port. The OBF F/F will be set by the rising edge of the WR input and reset by the ACK Input being low.

ACK (Acknowledge Input): A LOW on this input informs the CA82C55A that the data from Port A or Port B has been accepted. (i.e. a response from the peripheral device indicating that it has received the data output by the CPU).

INTR (Interrupt Request): A HIGH on this output can be used to interrupt the CPU when an output device has accepted data transmitted by the CPU. INTR is set when ACK is a ONE, OBF is a ONE and INTE is a ONE. It is reset by the falling edge of WR.


#### INTE A

Controlled by bit set/reset of PC6.

INTE B

Controlled by bit set/reset of PC2.

3






Figure 12: MODE 1 OUTPUT

# Mode 2 (Strobed Bi-directional Bus I/O)

This mode provides a means for communicating with a peripheral device or a structure on a single 8-bit bus to facilitate both the transmitting and the receiving of data (bi-directional bus I/O). Handshaking signals maintain proper bus flow discipline in a similar manner to Mode 1. Interrupt generation and enable/disable functions are also available.

# Mode 2 Basic Functional Definitions:

- · Used in Group A only.
- . One 8-bit, bi-directional bus port (Port A) and a 5-bit control port (Port C).
- · Both inputs and outputs are latched.
- · The 5-bit control port (Port C) is used for control and status of the 8-bit, bi-directional bus port (Port A).

#### Bi-directional Bus I/O Control Signal Definition

INTR (Interrupt Request): A HIGH on this output can be used to interrupt the CPU for input or output operations.




Figure 13: COMBINATIONS OF MODE 1

#### Output Operations

OBF (Output Buffer Full): The OBF output will go LOW to indicate that the CPU has written data out to Port A.

ACK (Acknowledge): A LOW on this input enables the tri-state output buffer of Port A to send out the data. Otherwise, the output buffer will be in the high impedance

INTE 1 (The INTE Flip-Flop Associated with OBF): Controlled by bit set/reset of PCs.

#### Input Operations

STB (Strobe Input): A LOW on this input loads data into the input latch.

IBF (Input Buffer Full F/F): A HIGH on this output indicates that data has been loaded into the input latch.

INTE2(The INTE Flip-Flop Associated with IBF): Controlled by bit set/reset of PC4.

58E D




Figure 14: MODE CONTROL WORD




Figure 15: MODE 2




Figure 16: MODE 1/4 COMBINATIONS

Table 8: MODE DEFINITION SUMMARY

PORT		MODE 0		MOE	E 1		MODE 2
PORT A	PA <sub>0</sub> PA <sub>1</sub> PA <sub>2</sub> PA <sub>3</sub> PA <sub>4</sub> PA <sub>5</sub> PA <sub>6</sub> PA <sub>7</sub>	All IN or All OUT		Ail C	r		All BI-DIRECTIONAL
PORT B	PB <sub>0</sub> PB <sub>1</sub> PB <sub>2</sub> PB <sub>3</sub> PB <sub>4</sub> PB <sub>5</sub> PB <sub>6</sub> PB <sub>7</sub>	All IN or All OUT		All C	r		Not Used in MODE 2
			A IN, B IN	A IN, B OUT	A OUT, B IN	A OUT, B OUT	
PORT C	PC <sub>0</sub> PC <sub>1</sub> PC <sub>2</sub> PC <sub>3</sub> PC <sub>4</sub> PC <sub>5</sub> PC <sub>6</sub> PC <sub>7</sub>	All IN or All OUT All IN or All OUT	INTR <sub>B</sub> IBF <sub>B</sub> STB <sub>B</sub> INTR <sub>A</sub> STB <sub>A</sub> IBF <sub>A</sub> I/O	INTR <sub>B</sub> OBF <sub>B</sub> ACK <sub>B</sub> INTR <sub>A</sub> STB <sub>A</sub> IBF <sub>A</sub> I/O	INTR <sub>B</sub> IBF <sub>B</sub> STB <sub>B</sub> INTR <sub>A</sub> I/O I/O ACK <sub>A</sub> OBF <sub>A</sub>	INTR <sub>B</sub> OBF <sub>B</sub> ACK <sub>B</sub> INTR <sub>A</sub> I/O I/O ACK <sub>A</sub> OBF <sub>A</sub>	I/O I/O I/O INTR <sub>A</sub> STB <sub>A</sub> IBF <sub>A</sub> ACK <sub>A</sub> OBF <sub>A</sub>

# Special Mode Combination Considerations

Several combinations of modes are possible. For any combination, some or all of the Port C lines are used for control or status. The remaining bits are either inputs or outputs as defined by a Set Mode command.

The state of all the Port C lines, except the ACK and STB lines, will be placed on the data bus during a read of Port C. In place of the ACK and STB line states, flag status will appear on the data bus in the PC2, PC4, and PC6 bit positions as shown in Table 9.

Through a Write Port C command, only the Port C pins programmed as outputs in a Mode 0 group can be written. No other pins can be affected by a Write Port C command, and the interrupt enable flags cannot be accessed. The Set/Reset Port C Bit command must be used to write to any Port C output programmed as an output in a Mode 1 group or to change an interrupt enable flag.

With a Set/Reset Port C Bit command, any Port C line programmed as an output (including INTR, IBF and OBF) can be written, or an interrupt enable flag can be set or reset. Port C lines programmed as inputs, including ACK and STB

lines, are not affected by a Set/Reset Port C Bit command. Writing to the corresponding Port C bit positions of the ACK and STB lines with the Set/Reset Port C Bit command will affect the Group A and Group B interrupt enable flags (see Table 9).

## **Current Drive Capability**


Any output on Port A, B or C can sink or source 2.5 mA. Thus the CA82C55A can directly drive Darlington type drivers and high-voltage displays that require such sink or source current.


# Reading Port C Status

In Mode 0, Port C transfers data to or from the peripheral device. When the CA82C55A is in Modes 1 or 2, Port C generates or accepts handshaking signals with the peripheral device. Reading Port C allows the programmer to test or verify the status of each peripheral device and change the program flow accordingly.

There is no special instruction to read the status information from Port C. This function is performed by executing a normal read operation of Port C.

## INPUT CONFIGURATION





(Defined by Mode 0 or Mode 1 Selection)

Figure 18: MODE 2 STATUS WORD FORMAT

OUTPUT CONFIGURATION




Figure 17: MODE 1 STATUS WORD FORMAT

Table 9: INTERRUPT ENABLE FLAGS IN MODES 1 AND 2

Interrupt Enable Flag	Position	Alternate Port C Pin Signal (Mode)
INTE <sub>B</sub>	PC <sub>2</sub>	ACK <sub>B</sub> (Output Mode 1) or STB <sub>B</sub> (Input Mode 1)
INTE <sub>A2</sub>	PC <sub>4</sub>	STB <sub>A</sub> (Input Mode 1 or Mode 2)
INTE <sub>A1</sub>	PC <sub>6</sub>	ACK <sub>A</sub> (Output Mode 1 or Mode 2)

#### **APPLICATIONS**

The CA82C55A is a very powerful device for interfacing peripheral equipment to the microcomputer system. It is flexible enough to interface almost any I/O device without the need for additional external logic.

Each peripheral device in a microcomputer system usually has a service routine associated with it. The routine manages the software interface between the device and the CPU. The functional definition of the CA82C55A is programmed by the I/O service routine and becomes an extension of the system software. By examining the interface characteristics of the I/O device for both data transfer and timing, and matching this information to the examples and tables in the Operational Description, a control word can easily be developed to initialize the CA82C55A to exactly fit the application. Figures 19 through 25 illustrate a few examples of typical CA82C55A applications.




Figure 19: PRINTER INTERFACE




Figure 20: KEYBOARD and DISPLAY INTERFACE




Figure 21: KEYBOARD and TERMINAL ADDRESS INTERFACE




Figure 22: DIGITAL TO ANALOG, ANALOG
TO DIGITAL




Figure 24: BASIC FLOPPY DISC INTERFACE




Figure 23: BASIC CRT CONTROLLER INTERFACE




Figure 25: MACHINE TOOL CONTROLLER INTERFACE