



# MC145152-1

## Advance Information

### PARALLEL INPUT PLL FREQUENCY SYNTHESIZER

The MC145152-1 is programmed by sixteen parallel inputs. The device features consist of a reference oscillator, selectable-reference divider, two output phase detector, 10-bit programmable divide-by-N counter and 6-bit programmable ÷ A counter. When combined with a loop filter and VCO, the MC145152-1 can provide all the remaining functions for a PLL frequency synthesizer operating up to the device's frequency limit. For higher VCO frequency operation, a down mixer or a dual modulus prescaler can be used between the VCO and MC145152-1.

The MC145152-1 offers improved performance over the MC145152. Modulus Control output drive has been increased and the ac characteristics have been improved. Input current requirements have also been changed.


- General Purpose Applications:  
CATV TV Tuning  
AM/FM Radios Scanning Receivers  
Two-Way Radios Amateur Radio
- Low Power Consumption
- 3.0 to 9.0 V Supply Range
- On- or Off-Chip Reference Oscillator Operation
- Lock Detect Signal
- Dual Modulus/Parallel Programming
- 8 User-Selectable ÷ R Values - 8, 64, 128, 256, 512, 1024, 1160, 2048
- ÷ N Range=3 to 1023, ÷ A Range=0 to 63
- Chip Complexity: 8000 FETs or 2000 Equivalent Gates

### HIGH-PERFORMANCE


### CMOS

LOW-POWER COMPLEMENTARY MOS  
SILICON-GATE


### PARALLEL INPUT PLL FREQUENCY SYNTHESIZER



#### PIN ASSIGNMENT



#### BLOCK DIAGRAM



This document contains information on a new product. Specifications and information herein are subject to change without notice.



MC145152-1

MAXIMUM RATINGS\* (Voltages Referenced to VSS)

Symbol	Parameter	Value	Unit
VDD	DC Supply Voltage	-0.5 to +10	V
Vin, Vout	Input or Output Voltage (DC or Transient)	-0.5 to VDD+0.5	V
Iin, Iout	Input or Output Current (DC or Transient), per Pin	±10	mA
IDD, ISS	Supply Current, VDD or VSS Pins	±30	mA
PD	Power Dissipation, per Package†	500	mW
Tstg	Storage Temperature	-65 to +150	°C
TL	Lead Temperature (8-Second Soldering)	260	°C

\*Maximum Ratings are those values beyond which damage to the device may occur.

†Power Dissipation Temperature Derating:

Plastic "P" Package: -12 mW/°C from 65°C to 85°C

Ceramic "L" Package: No derating

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation it is recommended that Vin and Vout be constrained to the range VSS ≤ (Vin or Vout) ≤ VDD. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD).

ELECTRICAL CHARACTERISTICS (Voltages Referenced to VSS)

Characteristic	Symbol	VDD	-40°C		25°C			85°C		Units	
			Min	Max	Min	Typ	Max	Min	Max		
Power Supply Voltage Range	VDD	-	3	9	3	-	9	3	9	V	
Output Voltage Vin=0 V or VDD Iout=0 µA	0 Level	VOL	3	-	0.05	-	0.001	0.05	-	0.05	V
			5	-	0.05	-	0.001	0.05	-	0.05	
			9	-	0.05	-	0.001	0.05	-	0.05	
	1 Level	VOH	3	2.95	-	2.95	2.999	-	2.95	-	
			5	4.95	-	4.95	4.999	-	4.95	-	
			9	8.95	-	8.95	8.999	-	8.95	-	
Input Voltage Vout=0.5 V or VDD-0.5 V (All Outputs Except OSCout)	0 Level	VIL	3	-	0.9	-	1.35	0.9	-	0.9	V
			5	-	1.5	-	2.25	1.5	-	1.5	
			9	-	2.7	-	4.05	2.7	-	2.7	
	1 Level	VIH	3	2.1	-	2.1	1.65	-	2.1	-	
			5	3.5	-	3.5	2.75	-	3.5	-	
			9	6.3	-	6.3	4.95	-	6.3	-	
Output Current - Modulus Control Vout=2.7 V Vout=4.6 V Vout=8.5 V Vout=0.3 V Vout=0.4 V Vout=0.5 V	Source	IOH	3	-0.60	-	-0.50	-1.5	-	-0.30	-	mA
			5	-0.90	-	-0.75	-2.0	-	-0.50	-	
			9	-1.50	-	-1.25	-3.2	-	-0.80	-	
	Sink	IOL	3	1.30	-	1.10	5.0	-	0.66	-	
			5	1.90	-	1.70	6.0	-	1.08	-	
			9	3.80	-	3.30	10.0	-	2.10	-	
Output Current - Other Outputs Vout=2.7 V Vout=4.6 V Vout=8.5 V Vout=0.3 V Vout=0.4 V Vout=0.5 V	Source	IOH	3	-0.44	-	-0.35	-1.0	-	-0.22	-	mA
			5	-0.64	-	-0.51	-1.2	-	-0.36	-	
			9	-1.30	-	-1.00	-2.0	-	-0.70	-	
	Sink	IOL	3	0.44	-	0.35	1.0	-	0.22	-	
			5	0.64	-	0.51	1.2	-	0.36	-	
			9	1.30	-	1.00	2.0	-	0.70	-	
Input Current - fin, OSCin	Iin	9	-	±50	-	±10	±25	-	±22	µA	
Input Current - Other Inputs (with Pullups)	IiH	9	-	0.3	-	0.00001	0.1	-	1.0	µA	
	IiL	9	-	-400	-	-90	-200	-	-170	µA	
	Input Capacitance	Cin	-	-	10	-	6	10	-	10	pF
Quiescent Current Vin=0 V or VDD Iout=0 µA	IDD	3	-	800	-	200	800	-	1600	µA	
		5	-	1200	-	300	1200	-	2400		
		9	-	1600	-	400	1600	-	3200		

## MC145152-1




SWITCHING CHARACTERISTICS ( $T_A = 25^\circ\text{C}$ ,  $C_L = 50\text{ pF}$ )

Characteristic	Symbol	V <sub>DD</sub>	Min	Typ	Max	Units
Output Rise Time, Modulus Control (Figures 1 and 5)	t <sub>TLH</sub>	3	—	50	115	ns
		5	—	30	60	
		9	—	20	40	
Output Fall Time, Modulus Control (Figures 1 and 5)	t <sub>THL</sub>	3	—	25	60	ns
		5	—	17	34	
		9	—	15	30	
Output Rise and Fall Time, LD, $\phi_V$ , $\phi_R$ (Figures 1 and 5)	t <sub>TLH</sub> , t <sub>THL</sub>	3	—	60	140	ns
		5	—	40	80	
		9	—	30	60	
Propagation Delay Time f <sub>in</sub> to Modulus Control (Figures 2 and 5)	t <sub>PLH</sub> , t <sub>PHL</sub>	3	—	55	125	ns
		5	—	40	80	
		9	—	25	50	
Output Pulse Width $\phi_R$ , $\phi_V$ with f <sub>R</sub> in Phase With f <sub>V</sub> (Figures 3 and 5)	t <sub>W</sub> ( $\phi$ )	3	25	100	175	ns
		5	20	60	100	
		9	10	40	70	
Input Rise and Fall Times OSC <sub>in</sub> , f <sub>in</sub> (Figure 4)	t <sub>r</sub> , t <sub>f</sub>	3	—	20	5	$\mu\text{s}$
		5	—	5	2	
		9	—	2	0.5	





MC145152-1

GRAPH 1 —  $OSC_{in}$  AND  $f_{in}$  MAXIMUM FREQUENCY VERSUS TOTAL DIVIDE VALUE



GRAPH 2 —  $OSC_{in}$  AND  $f_{in}$  MAXIMUM FREQUENCY VERSUS TEMPERATURE FOR SINE AND SQUARE WAVE INPUTS



\* Data labelled "Typical" is not to be used for design purposes, but is intended as an indication of the IC's potential performance.

MC145152-1

PIN DESCRIPTIONS

**f<sub>IN</sub> (Pin 1)** — Input to the positive edge triggered +N and +A counters. f<sub>IN</sub> is typically derived from a dual modulus prescaler and is AC coupled into Pin 1. For larger amplitude signals (standard CMOS logic levels) DC coupling may be used.

**V<sub>SS</sub> (Pin 2)** — Circuit Ground.

**V<sub>DD</sub> (Pin 3)** — Positive power supply.

**RA0, RA1, RA2 (Pins 4, 5, and 6)** — These three inputs establish a code defining one of eight possible divide values for the total reference divider. The total reference divide values are as follows:

Reference Address Code			Total Divide Value
RA2	RA1	RA0	
0	0	0	8
0	0	1	64
0	1	0	128
0	1	1	256
1	0	0	512
1	0	1	1024
1	1	0	1160
1	1	1	2048

**φ<sub>R</sub>, φ<sub>V</sub> (Pins 7 and 8)** — These phase detector outputs can be combined externally for a loop error signal.

If frequency f<sub>V</sub> is greater than f<sub>R</sub> or if the phase of f<sub>V</sub> is leading, then error information is provided by φ<sub>V</sub> pulsing low. φ<sub>R</sub> remains essentially high.

If the frequency of f<sub>V</sub> is less than f<sub>R</sub> or if the phase of f<sub>V</sub> is lagging, then error information is provided by φ<sub>R</sub> pulsing low. φ<sub>V</sub> remains essentially high.

If the frequency of f<sub>V</sub> = f<sub>R</sub> and both are in phase, then both φ<sub>V</sub> and φ<sub>R</sub> remain high except for a small minimum time period when both pulse low in phase.

**MODULUS CONTROL (Pin 9)** — Signal generated by the on-chip control logic circuitry for controlling an external dual modulus prescaler. The modulus control level will be low at

the beginning of a count cycle and will remain low until the +A counter has counted down from its programmed value. At this time, modulus control goes high and remains high until the +N counter has counted the rest of the way down from its programmed value (N-A additional counts since both +N and +A are counting down during the first portion of the cycle). Modulus control is then set back low, the counters preset to their respective programmed values, and the above sequence repeated. This provides for a total programmable divide value (N<sub>T</sub>) = N \* P + A where P and P + 1 represent the dual modulus prescaler divide values respectively for high and low modulus control levels; N the number programmed into the +N counter and A the number programmed into the +A counter.


**N INPUTS (Pins 11 through 20)** — The N inputs provide the data that is preset into the +N counter when it reaches the count of zero. N<sub>0</sub> is the least significant digit and N<sub>9</sub> is the most significant. Pullup resistors ensure that inputs left open remain at a logic one and require only a SPST switch to alter data to the zero state.

**A INPUTS (Pins 23, 21, 22, 24, 25, 10)** — The A inputs define the number of clock cycles of f<sub>IN</sub> that require a logic zero on the modulus control output. See page 8 for explanation of dual modulus prescaling. The A inputs all have internal pullup resistors that ensure that inputs left open will remain at a logic one.

**OSC<sub>out</sub>, OSC<sub>in</sub> (Pins 26 and 27)** — These pins form an on-chip reference oscillator when connected to terminals of an external parallel resonant crystal. Frequency setting capacitors of appropriate value must be connected from OSC<sub>in</sub> to ground and OSC<sub>out</sub> to ground. OSC<sub>in</sub> may also serve as input for an externally-generated reference signal. This signal will typically be AC coupled to OSC<sub>in</sub>, but for larger amplitude signals (standard CMOS logic levels) DC coupling may also be used. In the external reference mode, no connection is required to OSC<sub>out</sub>.

**LD (Pin 28)** — Lock detector signal. High level when loop is locked (f<sub>R</sub>, f<sub>V</sub> of same phase and frequency). Pulses low when loop is out of lock.

PHASE LOCKED LOOP — LOW PASS FILTER DESIGN



$$\omega_N = \sqrt{\frac{K_p K_{VCO}}{NCR1}}$$

$$\zeta = \frac{\omega_N R2C}{2}$$

Assuming gain A is very large, then:

$$F(s) = \frac{R2CS + 1}{R1CS}$$

NOTE. Sometimes R1 is split into two series resistors each R1 + 2 A capacitor C<sub>C</sub> is then placed from the midpoint to ground to further filter φ<sub>V</sub> and φ<sub>R</sub>. The value for C<sub>C</sub> should be such that the corner frequency of this network does not significantly affect ω<sub>N</sub>.

DEFINITIONS: N = Total Division Ratio in feedback loop




$$K_p = V_{DD}/2\pi$$

$$K_{VCO} = \frac{2\pi \Delta f_{VCO}}{\Delta V_{VCO}}$$

for a typical design ω<sub>N</sub> ≅ (2π/10) f<sub>r</sub> (at phase detector input)  
ζ ≅ 1

MC145152-1

SWITCHING WAVEFORMS



\*  $f_r$  in phase with  $f_v$






FIGURE 5 — TEST CIRCUIT



## MC145152-1

FIGURE 6  
PHASE DETECTOR OUTPUT WAVEFORMS



NOTE: The PD output state is approximately equal to either  $V_{DD}$  or  $V_{SS}$  when active. When not active, the output is high impedance and the voltage at that pin is determined by the low pass filter capacitor.



## RECOMMENDED FOR READING:

Gardner, Floyd M., *Phaselock Techniques (second edition)*. New York, Wiley-Interscience, 1979.  
 Manassewitsch, Vadim, *Frequency Synthesizers: Theory and Design (second edition)*. New York, Wiley-Interscience, 1980.  
 Blanchard, Alain, *Phase-Locked Loops: Application to Coherent Receiver Design*. New York, Wiley-Interscience, 1976.  
 Egan, William F., *Frequency Synthesis by Phase Lock*. New York, Wiley-Interscience, 1981.  
 Rohde, Ulrich L., *Digital PLL Frequency Synthesizers Theory and Design*. Englewood Cliffs, NJ, Prentice Hall, 1983.  
 Berlin, Howard M., *Design of Phase-Locked Loop Circuits, with Experiments*. Indianapolis, Howard W. Sams and Co., 1978.  
 Kinley, Harold, *The PLL Synthesizer Cookbook*. Blue Ridge Summit, PA, Tab Books, 1980.

MC145152-1

DUAL MODULUS PRESCALING

The technique of dual modulus prescaling is well established as a method of achieving high performance frequency synthesizer operation at high frequencies. Basically, the approach allows relatively low-frequency programmable counters to be used as high-frequency programmable counters with speed capability of several hundred MHz. This is possible without the sacrifice in system resolution and performance that would otherwise result if a fixed (single modulus) divider was used for the prescaler.

In dual modulus prescaling, the lower speed counters must be uniquely configured. Special control logic is necessary to select the divide value P or P + 1 in the prescaler for the required amount of time (see modulus control definition). The MC145152-1 contains this feature and can be used with a variety of dual modulus prescalers to allow speed, complexity and cost to be tailored to the system requirements. Prescalers having P, P + 1 divide values in the range of +3/+4 to +64/+65 can be controlled by the MC145152-1.

Several dual modulus prescaler approaches suitable for use with the MC145152-1 are given in Figure 7. The approaches range from the low cost +15/+16, MC3393P device capable of system speeds in excess of 100 MHz to the MC12000 series having capabilities extending to greater than 500 MHz. Synthesizers featuring the MC145152-1 and dual modulus prescaling are shown in Figures 8 and 9 for two typical applications.

DESIGN GUIDELINES APPLICABLE TO THE MC145152-1

The system total divide value (N<sub>total</sub>) will be dictated by the application, i.e.

$$N_{total} = \frac{\text{frequency into the prescaler}}{\text{frequency into the phase detector}} = N \cdot P + A$$

N is the number programmed into the +N counter; A is the number programmed into the +A counter. P and P + 1 are the two selectable divide ratios available in the two modulus prescalers. To have a range of N<sub>total</sub> values in sequence, the +A counter is programmed from zero through P - 1 for a particular value N in the divide N counter. N is then incremented to N + 1 and the +A is sequenced from zero through P - 1 again.

There are minimum and maximum values that can be achieved for N<sub>total</sub>. These values are a function of P and the size of the +N and +A counters. The constraint N ≥ A always applies. If A<sub>max</sub> = P - 1 then N<sub>min</sub> ≥ P - 1. Then N<sub>total-min</sub> = (P - 1) P + A or (P - 1) P since A is free to assume the value of zero.

$$N_{total-max} = N_{max} \cdot P + A_{max}$$

To maximize system frequency capability, the dual modulus prescaler's output must go from low to high after each group of P or P + 1 input cycles. The prescaler should divide by P when its modulus control line is high and by P + 1 when its modulus control is low.

For the maximum frequency into the prescaler (f<sub>VCO max</sub>), the value used for P must be large enough such that:

- A. f<sub>VCO max</sub> divided by P may not exceed the frequency capability of Pin 1 of the MC145152-1.

- B. The period of f<sub>VCO</sub> divided by P must be greater than the sum of the times:
  - a. Propagation delay through the dual modulus prescaler.
  - b. Prescaler setup or release time relative to its modulus control signal.
  - c. Propagation time from f<sub>in</sub> to the modulus control output for the MC145152-1.

A sometimes useful simplification in the MC145152-1 programming code can be achieved by choosing the values for P of 8, 16, 32 or 64. For these cases, the desired value for N<sub>total</sub> will result when N<sub>total</sub> in binary is used as the program code to the +N and +A counters treated in the following manner:


- A. Assume the +A counter contains "b" bits where 2<sup>b</sup> = P.
- B. Always program all higher order +A counter bits above "b" to zero.
- C. Assume the +N counter and the +A counter (with all the higher order bits above "b" ignored) combined into a single binary counter of 10 + b bits in length. The MSB of this "hypothetical" counter is to correspond to the MSB of +N and the LSB is to correspond to the LSB of +A. The system divide value, N<sub>total</sub>, now results when the value of N<sub>total</sub> in binary is used to program the "New" 10 + b bit counter.

FIGURE 7 — HIGH FREQUENCY DUAL MODULUS PRESCALERS FOR USE WITH THE MC145152-1

MC12009	+ 5/ + 6	440 MHz Min
MC12011	+ 8/ + 9	500 MHz Min
MC12013	+ 10/ + 11	500 MHz Min
MC12015	+ 32/ + 33	225 MHz Min
MC12016	+ 40/ + 41	225 MHz Min
MC12017	+ 64/ + 65	225 MHz Min
*MC12018	+ 128/ + 129	520 MHz Min
MC3393	+ 15/ + 16	140 MHz Typ

\*Proposed introduction

By using two devices, several dual modulus values are achievable:




		Device B		
		MC12009	MC12011	MC12013
Device A	MC10131	+ 20/ + 21	+ 32/ + 33	+ 40/ + 41
	MC10138	+ 50/ + 51	+ 80/ + 81	+ 100/ + 101
	MC10154	+ 40/ + 41 or + 80/ + 81	+ 64/ + 65 or + 128/ + 129	+ 80/ + 81

NOTE: MC12009, MC12011 and MC12013 are pin equivalent. MC12015, MC12016, and MC12017 are pin equivalent.



MC145152-1


FIGURE 8 — AIRCRAFT NAV RECEIVER SYNTHESIZER DEMONSTRATES A LOW COST DUAL MODULUS SYSTEM EMPLOYING THE MC145152-1



NOTES:

1.  $f_R = 50$  kHz,  $+R = 64$ ; 22.0 MHz low side injection;  $N_{TOTAL} = 1720 \rightarrow 1919$ .
2. Using 22.0 MHz for the receiver I.F. demonstrates how the choice of I.F. value can sometimes reduce the number of  $+N$  bits that must be programmed. Using the more common 21.4 MHz I.F. would require six rather than four  $+N$  programming inputs.

FIGURE 9 — SYNTHESIZER FOR LAND MOBILE RADIO UHF BAND COVERAGE DEMONSTRATES USE OF THE MC145152-1 IN SYSTEMS OPERATING TO SEVERAL HUNDRED MHz



NOTES:

1.  $N_{TOTAL} = N \cdot 64 + A = 32480$  to 37600;  $N = 507$  to 587;  $A = 0$  to 63.
2.  $f_R = 12.5$  kHz,  $+R = 1024$  (code 101).
3. The prescaling approach can be chosen for the application to enhance economy e.g., single chip MC3393P to approximately 100 MHz. MC12011 or MC12013 with dual flip flop to approximately 250 MHz. MC12011 or MC12013 with MC10178 to over 500 MHz.

MC145152-1

CRYSTAL OSCILLATOR CONSIDERATIONS

The following options may be considered to provide a reference frequency to Motorola's CMOS frequency synthesizers. The most desirable is discussed first.

USE OF A HYBRID CRYSTAL OSCILLATOR

Commercially available temperature-compensated crystal oscillators (TXCOs) or crystal-controlled data clock oscillators provide very stable reference frequencies. An oscillator capable of sinking and sourcing 50 μA at CMOS logic levels may be direct or dc coupled to OSC<sub>in</sub>. In general, the highest frequency capability is obtained utilizing a direct-coupled square wave having a rail-to-rail (V<sub>DD</sub> to V<sub>SS</sub>) voltage swing. If the oscillator does not have CMOS logic levels on the outputs, capacitive or ac coupling to OSC<sub>in</sub> may be used. OSC<sub>out</sub>, an unbuffered output, should be left floating.

For additional information about TXCOs and data clock oscillators, please contact: Motorola Inc., Component Products, 2553 N. Edgington St., Franklin Park, IL 60131, phone (312) 451-1000.

DESIGN AN OFF-CHIP REFERENCE

The user may design an off-chip crystal oscillator using ICs specifically developed for crystal oscillator applications, such as the MC12060, MC12061, MC12560, or MC12561 MECL devices. The reference signal from the MECL device is ac coupled to OSC<sub>in</sub>. For large amplitude signals (standard CMOS logic levels), dc coupling is used. OSC<sub>out</sub>, an unbuffered output, should be left floating. In general, the highest frequency capability is obtained with a direct-coupled square wave having rail-to-rail voltage swing.

USE OF THE ON-CHIP OSCILLATOR CIRCUITRY

The on-chip amplifier (a digital inverter) along with an appropriate crystal may be used to provide a reference source frequency. A fundamental mode crystal, parallel resonant at the desired operating frequency, should be connected as shown in Figure A.

For V<sub>DD</sub>=5 V, the crystal should be specified for a loading capacitance, C<sub>L</sub>, which does not exceed 32 pF for frequencies to approximately 8 MHz, 20 pF for frequencies in

the area of 8 to 15 MHz, and 10 pF for higher frequencies. These are guidelines that provide a reasonable compromise between IC capacitance, drive capability, swamping variations in stray and IC input/output capacitance, and realistic C<sub>L</sub> values. The shunt load capacitance, C<sub>L</sub>, presented across the crystal can be estimated to be:

$$C_L = \frac{C_{in}C_{out}}{C_{in} + C_{out}} + C_a + C_0 + \frac{C_1 \cdot C_2}{C_1 + C_2}$$

- where C<sub>in</sub> = 5 pF (see Figure C)
- C<sub>out</sub> = 6 pF (see Figure C)
- C<sub>a</sub> = 5 pF (see Figure C)
- C<sub>0</sub> = The crystal's holder capacitance (see Figure B)
- C<sub>1</sub> and C<sub>2</sub> = External capacitors (see Figure A)

The oscillator can be "trimmed" on-frequency by making a portion or all of C<sub>1</sub> variable. The crystal and associated components must be located as close as possible to the OSC<sub>in</sub> and OSC<sub>out</sub> pins to minimize distortion, stray capacitance, stray inductance, and startup stabilization time. In some cases, stray capacitance should be added to the values for C<sub>in</sub> and C<sub>out</sub>.

Power is dissipated in the effective series resistance of the crystal, R<sub>e</sub>, in Figure B. The drive level specified by the crystal manufacturer is the maximum stress that a crystal can withstand without damage or excessive shift in frequency. R<sub>1</sub> in Figure A limits the drive level. The use of R<sub>1</sub> may not be necessary in some cases; i.e. R<sub>1</sub>=0 ohms.

To verify that the maximum dc supply voltage does not overdrive the crystal, monitor the output frequency as a function of voltage at OSC<sub>out</sub>. (Care should be taken to minimize loading.) The frequency should increase very slightly as the dc supply voltage is increased. An overdriven crystal will decrease in frequency or become unstable with an increase in supply voltage. The operating supply voltage must be reduced or R<sub>1</sub> must be increased in value if the overdriven condition exists. The user should note that the oscillator start-up time is proportional to the value of R<sub>1</sub>.

Through the process of supplying crystals for use with CMOS inverters, many crystal manufacturers have developed expertise in CMOS oscillator design with crystals. Discussions with such manufacturers can prove very helpful. See Table A.

TABLE A — PARTIAL LIST OF CRYSTAL MANUFACTURERS

NAME	ADDRESS	PHONE
United States Crystal Corp.	3605 McCart St., Ft. Worth, TX 76110	(817) 921-3013
Crystek Crystal	1000 Crystal Dr., Ft. Myers, FL 33906	(813) 936-2109
Statek Corp.	512 N. Main St., Orange, CA 92668	(714) 639-7810

RECOMMENDED FOR READING

Technical Note TN-24, Statek Corp.

Technical Note TN-7, Statek Corp.


E. Hafner, "The Piezoelectric Crystal Unit - Definitions and Method of Measurement", *Proc. IEEE*, Vol. 57, No. 2, Feb., 1969.

D. Kemper, L. Rosine, "Quartz Crystals for Frequency Control", *Electro-Technology*, June, 1969.

P. J. Ottowitz, "A Guide to Crystal Selection", *Electronic Design*, May, 1966.


MC145152-1

FIGURE A — PIERCE CRYSTAL OSCILLATOR CIRCUIT



\* May be deleted in certain cases. See text.

FIGURE B — EQUIVALENT CRYSTAL NETWORKS



Values are supplied by crystal manufacturer (parallel resonant crystal).

FIGURE C — PARASITIC CAPACITANCES OF THE AMPLIFIER

