


NDT3055 N-Channel Enhancement Mode Field Effect Transistor

General Description

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance and provide superior switching performance. These devices are particularly suited for low voltage applications such as DC motor control and DC/DC conversion where fast switching, low in-line power loss, and resistance to transients are needed.

Features

- 4 A, 60 V. $R_{DS(ON)} = 0.100 \Omega @ V_{GS} = 10 V.$
- High density cell design for extremely low R_{DS(ON)}.
- High power and current handling capability in a widely used surface mount package.



(J23Z)


Absolute Maximum Ratings $T_{A} = 25^{\circ}C$ unless otherwise noted


Symbol	Parameter Drain-Source Voltage		NDT3055	Units
V _{DSS}			60	V
V _{GSS}	Gate-Source Voltage - Continuous		±20	V
D	Maximum Drain Current - Continuous (Note 1a) - Pulsed		4	A
			25	
P _D	Maximum Power Dissipation	(Note 1a)	3	W
		(Note 1b)	1.3	
		(Note 1c)	1.1	
Tj,T _{stg}	Operating and Storage Temperature Range		-65 to 150	C°
THERMA	L CHARACTERISTICS			
R _{eja}	Thermal Resistance, Junction-to-Ar	nbient (Note 1a)	42	°C/W
R ^{өлс}	Thermal Resistance, Junction-to-Ca	ISE (Note 1)	12	°C/W

© 1998 Fairchild Semiconductor Corporation

May 1998

Electrical	Characteristics ($T_A = 25$ °C unless of	herwise noted)					
Symbol	Parameter	Conditions		Min	Тур	Max	Units
OFF CHARA	CTERISTICS						
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_{D} = 250 \mu\text{A}$		60			V
$\Delta BV_{DSS} / \Delta T_{J}$	Breakdown Voltage Temp. Coefficient	$I_D = 250 \ \mu\text{A}$, Referenced to	o 25°C		63		mV/°C
DSS	Zero Gate Voltage Drain Current	$V_{\rm DS} = 48 \text{ V}, V_{\rm GS} = 0 \text{ V}$				10	μA
			T _J =125°C			100	μA
GSSF	Gate - Body Leakage, Forward	$V_{GS} = 20 \text{ V}, V_{DS} = 0 \text{ V}$				100	nA
GSSR	Gate - Body Leakage, Reverse	$V_{GS} = -20 \text{ V}, \text{ V}_{DS} = 0 \text{ V}$				-100	nA
ON CHARAC	CTERISTICS (Note 2)						•
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$		2	3	4	V
			T_=125°C	1.5	2.4	3	
R _{DS(ON)}	Static Drain-Source On-Resistance	$V_{GS} = 10 \text{ V}, I_{D} = 4 \text{ A}$			0.084	0.1	Ω
()			T_=125°C		0.14	0.18	
I _{D(ON)}	On-State Drain Current	$V_{GS} = 10 \text{ V}, V_{DS} = 10 \text{ V}$		15			Α
g _{FS}	Forward Transconductance	$V_{DS} = 15 \text{ V}, I_D = 4 \text{ A}$			6		S
-	HARACTERISTICS			i		i	
C _{iss}	Input Capacitance	$V_{DS} = 30 \text{ V}, \text{ V}_{GS} = 0 \text{ V},$ f = 1.0 MHz			250		pF
C _{oss}	Output Capacitance	f = 1.0 MHz			100		pF
C _{rss}	Reverse Transfer Capacitance				30		pF
	CHARACTERISTICS (Note 2)						
t _{D(on)}	Turn - On Delay Time	$V_{DD} = 25 \text{ V}, \text{ I}_{D} = 1.2 \text{ A},$			10	25	ns
<u>-()</u> t,	Turn - On Rise Time	$V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 50 \Omega$			18	50	ns
t _{D(off)}	Turn - Off Delay Time				37	65	ns
t _r	Turn - Off Fall Time				30	60	ns
Q _g	Total Gate Charge	$V_{DS} = 40 \text{ V}, \text{ I}_{D} = 4 \text{ A},$ $V_{GS} = 10 \text{ V}$			9	15	nC
Q _{gs}	Gate-Source Charge				2.3		nC
Q _{gd}	Gate-Drain Charge				2.6		nC
•	RCE DIODE CHARACTERISTICS AND MAXI	MUM RATINGS					
l _s	Maximum Continuous Drain-Source Diode For	ward Current				2.5	Α
V _{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0 V, I_{S} = 2.5 A$ (Note	2)		0.85	1.2	V
Notes:	5	63 - 7 3 - 7 7	,				
-	of the junction-to-case and case-to-ambient thermal resistance wh	here the case thermal reference is define	ed as the solder more	unting surfa	ice of	the drain p	bins. R _{euc} is
	design while R _{8CA} is determined by the user's board design. ing the board layouts shown below on FR-4 PCB in a still air enviro	nment:					
JI BUA	· · · · · · · · · · · · · · · · · · ·						
		မှ		φ			
	a. 42°C/W when mounted on a 1 in ² pad of	b. 95°C/W when mounted	d on a 0.066 in ²		c. 110°C/W w		d on a 0.0012
T I	2oz Cu.	pad of 2oz Cu.		գգգ	in ² pad of 2oz	cu.	
		999		000			
Scale 1 : 1 on	letter size paper						
2. Pulse Test: Pulse	e Width \leq 300µs, Duty Cycle \leq 2.0%						





TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACExTM CoolFETTM CROSSVOLTTM E²CMOSTM FACTTM FACT Quiet SeriesTM FAST[®] FAST[®] FASTrTM GTOTM HiSeCTM ISOPLANAR[™] MICROWIRE[™] POP[™] PowerTrench[™] QFET[™] QS[™] Quiet Series[™] SuperSOT[™]-3 SuperSOT[™]-6 SuperSOT[™]-8

TinyLogic™ UHC™ VCX™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition				
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.				
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.				
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.				
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.				